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Introduction 
 
     During my thesis I have collaborated at the Silicon Vertex Tracker (SVT) [1] upgrade, a 
processor, that belongs to the CDF [2] experiment, situated in Batavia, in the state of Illinois, 
USA. CDF is an international collaboration and the National Institute of Nuclear Physic (INFN) 
of Pisa is part of it. This thesis has been developed in this Institute. The work that is reported in 
this thesis concerns the development and the validation of part of the SVT device. 
The CDF experiment is a powerful particle detector, devoted to studies of high energy physics 
phenomena.  These particles are generated by p-pbar collisions, produced by the Tevatron 
Collider at Fermilab [3], that is the accelerator with the most high energy available today.  
The modern detectors produce an enormous amount of data that have to be processed in real 
time. One of the most difficult tasks during the on-line data elaboration is the track finding 
problem, that in  the case of a p-pbar experiment is very complex. In the CDF experiment the 
solution is entrusted to the SVT device, that is a dedicated processor. SVT is a fundamental part 
of the trigger system, devoted to the selection of events that deserve to be written on tape. 
The SVT is specialized in the complex operation of pattern recognition in very crowded events  
(a lot of  trajectories that intersect the detector’s layers), produced at very high rate (50KHz). 
 All the interesting trajectories are memorized in the Associative Memory (AM) [4]. The SVT’s 
purpose is to receive the data from the detector and to load them to the AM that extracts the 
trajectories that are compatible with the event. A trajectory is compatible with an event if the 
right channel for each layer, the one that correspond to the trajectory, is fired and the 
corresponding “hit” (channel coordinate) is included in the event data. So it is possible to use a 
modular structure where each module contains a pattern corresponding to an interesting 
trajectory. It is important to highlight that the number of patterns for silicon detectors can be 
very large, if the detector has a very good resolution. A possible compromise is obtained 
operating with a resolution that is worse than the detector’s resolution. Patterns are calculated 
using superstrips (SS), that are the logic OR of contiguous channels, instead of single channels. 
In this thesis I call “hits” the addresses of the detector’s fired superstrips and  “roads” the rough 
found trajectories. Each road contains an array of  superstrips for each layer of the detector [5]. 
Each road can contain more than a single real track and also fake tracks. Each combination of 
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hits contained in the road is fitted with the full detector resolution to select real tracks and reject 
the fakes one. 
 
The CDF experiment aims to discover new particles that validate or reject existing physic 
models. For this purpose the performances of the detector and the accelerator have been 
continuously expanded.  As luminosity rises, the chance to discover rare particles increases, but 
multiple interactions make more difficult the good event selection. The number of hits in the 
detector (occupancy) increases. Thus the time to process the events increases.  For SVT  the 
more serious problem is the increase in the number of found roads and track candidates that 
have to be fit.  In each road, the number of fits that has to be done is the combinatory due to 
multiple hits in each layer.  As the hit density in the detector increases, the number of fits can 
become quite large. So an upgrade of the SVT device  has been demonstrated to be necessary. 
The SVT upgrade aims to both reduce the number of fits and to perform each fit more quickly.  
The former is done by reducing the width of roads by increasing the total number of roads.  The 
latter is achieved by increasing the speed of the track fitting board.   
The INFN of Pisa has the task to develop and test two boards that are a fundamental part of the 
new SVT device. The most important board is the Associative Memory board (AM++ with its 
plug-in LAMB++) that allows an increase of the total associative memory of a factor 40 with 
respect the old one. The second board is the AM++ controller, the Associative Memory 
Sequencer that also collect the Road Warrior function on the same board (AMS-RW). The 
Road Warrior removes redundant track candidates prior to track fitting. 
These boards are allocated in a VME [6] crate with other service boards. 
The AMS-RW is implemented on a Pulsar board [7], a general-purpose, powerful board. The 
Pulsar design, based on large interconnected FPGAs, is very flexible. The use of four 
mezzanine cards allows various input and output protocols or the use of large on-board RAMs.  
The large increase in the number of roads is achieved with a new AM  chip  produced [8] with 
Standard Cell technology This thesis reports the work about the development and the validation 
of the AM++ and Pulsar’s firmware . 
The system composed of these two boards “AMS-RW & AM++” represents the SVT core. The 
AMS-RW and the AM++ perform the operation of patterns recognition. Another argument of 
this thesis is the construction of the test stand  and of test tools to validate the system.  
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This thesis has the following structure: 
• In the chapter 1 the CDF experiment is introduced and the role of the SVT device is 
explained. Each board that is part of the SVT device is highlighted and its architecture is 
explained focalizing the attention on the AMS-RW, AM++ with its plug-in LAMB++  
boards, object of my thesis. Moreover a short introduction of the Boundary Scan tools is 
reported. 
• In the chapter 2 I  describe all the work that concerns the diagnostic of the two boards. 
In particular is explained the development of the test tools to globally check and 
simulate the data taking and check the connections of all the boards. Moreover I 
describe my work to include diagnostic tools  inside the logic architecture of the chips 
placed on the AM++  and LAMB++.  
• In the chapter 3 the Pulsar board is introduced and its architecture is described. It is 
shown how it is possible to use the Pulsar to realize the AMS-RW.  The chapter reports 
all the work on the VHDL firmware. Moreover the internal test tool of the SVT (Spy 
Buffers and Error Flags) development is described. 
• In  the Appendix   A the details of the program used in the thesis are reported. 
• In the Appendix B the Boundary Description language and its use in my thesis is 
described. 
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Chapter 1  Upgrade of the Silicon Vertex Trigger  
 
This chapter introduces the CDF experiment and the Silicon Vertex Trigger (SVT) device. The 
existing and upgraded SVTs are described. In particular I report about the two boards that have 
been object of my thesis work: the AMS-RW and AM++  boards. The Boundary Scan (BS) [9] 
is also described since I use it for board tests. 
 
1.1 The CDF detector 
 
      In this paragraph I give an overview of the Collider Detector at Fermilab (CDF) [10], that it  
placed on the Tevatron Collider [i] at Batavia in Illinois (USA). 
                           
 
 
Figure  1.1.1 
An isometric view of the CDF II detector. 
 
Figure  1.1.1 shows an isometric view of the CDF II detector. The inner part of the detector is 
the tracking  system which is contained in a superconducting solenoid providing a magnetic 
field of 1.4 Tesla. Outside the solenoid there is the calorimeter system, which provides energy 
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i The Tevatron Collider is the accelerator where the p-pbar  collisions are produced with the maximum energy ever 
seen in the word (2Tev). 
measurements for electrons, photons [ii] and jets [iii]. The calorimeters are contained into a 
shell of steel absorbers that shield the muon [iv] chambers, the outermost part of  the CDF 
detector, from non-muon particles generated by proton-antiproton interactions. I describes the 
tracking detectors only. A complete description of the CDF detector can be found in [11].  
 
 
Figure  1.1.2 
This is a longitudinal section of one quadrant of the CDF tracking systems. 
 
 
Figure  1.1.2 shows one quadrant of the longitudinal section of the CDF tracking system. The 
outermost detector is the Central Outer Tracker (COT) drift chamber. The COT provides full 
coverage for 1<η   [v], with an excellent curvature resolution [vi]. The COT is the core of the 
                                                 
ii Electrons and photons are particles commonly observed in events generated by the p-pbar collisions. 
iii Jets are groups of particles, very near in the detector so that they can be observed as a single entity. 
iv Muons are particular particles able to cross the calorimeter without being stopped. Muons are detected by the 
chambers outside the calorimeter. 
v 2ln
θη tag= is called pseudo-rapidity, θ is the polar angle, related to the proton – antiproton beam. 0=θ  
means the beam’s axis. 
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vi Particles are bended in the transverse plane to the beam by the magnetic field generated by the solenoid. The 
measure of the trajectory curvature provides information on the transverse momentum. 
integrated CDF tracking system. The COT provides 3-dimensional track reconstruction with 96 
detector layers. The 96 layers are organized into 8 super-layers. Four of which are axial, while 
the others, called stereo, are at small angles. Inside the COT there are the silicon detectors: 
SVX II [12], ISL [13] and L00 [14]. They are complementary to the COT. They provide an 
excellent transverse impact parameter [vii] resolution of mµ27 . The silicon detectors provide 3-
dimensional track reconstruction. The achieved longitudinal impact parameter resolution 
is mµ70 .  Figure  1.1.3 shows a cross section of the SVX II. The SVX II is organized into 12 
azimuthal wedges. For each wedge there are 5 detector layers each providing one axial 
measurement on the other face.  
 
Figure  1.1.3 
Cross section of the SVX II detector. 
 
 
 
                                                 
 
 
 
 
1.1-12
vii The impact parameter is the minimum distance of the track from the center of the detector. 
Figure  1.1.4  shows an isometric view of the SVX II. The SVX II is made of three mechanical 
barrels. Each mechanical barrel is made of two electrical barrels. In fact, within a mechanical 
barrel each detector element is built of two silicon sensors with independent readout  paths. The 
two sensors are aligned longitudinally to achieve a total length of 29cm, which is the length  of 
each mechanical barrel. Hence, for each wedge and for each layer there are a total of 6 sensors 
belonging to 3 different mechanical barrels. The L00 and ISL silicon detectors complete the 
silicon subsystems. The L00 detector, which is directly mounted on the beam pipe, provides 
best impact parameter resolution. The ISL detector provides up to two additional tracking 
layers, depending on track pseudo-rapidity, that allow standalone silicon tracking. 
    In particular, ISL allows to extend tracking beyond the COT limit )1( <η , and up to 
)2( <η . The L00 and ISL detectors are not used by the SVT. 
 
 
 
 
 
Figure  1.1.4 
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Isometric view of the SVX II detector. 
 
 
 
1.1.1 The CDF trigger system 
     
    The trigger system selects about 10 events/s to be written on tape between the  
events/s produced by p-pbar collisions. To perform this terrific task efficiently the trigger 
system is organized into three levels.  
610*6.7
The first trigger level is organized as a synchronous pipeline that processes events at the bunch 
crossing rate (7.6Mhz) and takes trigger decisions within a latency of sµ5.5 . The second trigger 
level processes events selected by the level-1 (20Khz) within a nominal latency of sµ20 . 
The third trigger level is made of a large CPU farm, which run off-line reconstruction code. A 
detailed description of the CDF trigger system can be found in [15]. 
The structure of both level-1 and level-2 is similar and is based on a dedicated hardware. 
Physical objects are reconstructed by the sub-processors, which fed data to the global decision 
hardware that combines this information and takes the trigger decision. 
 
1.2 Introduction to the SVT device 
 
   The CDF experiment used a fast on-line track processor since the begin of Run I [16]. It was 
able to reconstruct tracks at low spatial resolution in the drift chamber down to a Pt [viii] 
threshold of 2.5GeV in an average time of sµ5.2 . This was a crucial tool used to keep under 
control the muon and electron trigger rates. 
After an upgrade period the CDF II [17] experiment is running. It uses two track processors 
called XFT  [18] and SVT [19]. 
XFT [ix] reconstructs tracks in the drift chamber down to a Pt threshold of  1.5GeV. The XFT 
is pipelined and reports the results for a new event every 396ns, with a typical latency of sµ2 . 
It is suitable for Level-1 trigger [x], [20] decision. 
                                                 
viii The trasversal impulse, related to the beam’s axis, is called shortly Pt . It is the impulse computed in the trasversal 
plane to the beam. 
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ix XFT is the nick of Estreme Fast Processor. 
The CDF II experiment introduced a second track processor called SVT [xi]. SVT reconstructs 
tracks in the silicon detector within sµ20  using the full silicon resolution and providing a 
measurement of transverse impact parameter with spatial resolution comparable to that of the 
off-line. It is used for the Level-2 trigger [21] decision. Thanks to the SVT processor, the CDF 
II experiment was the first one to reconstruct secondary vertices characterized by a small 
distance )100( mµ  from the primary vertex generated by the p-pbar collision. The detection of 
the secondary vertex is the fundamental signature of a b-quark decay ( the b-quark decays after 
a very short life, corresponding to a travel  distance of few mµ100 ). For the first time we could 
observe fully hadronic decays of the bottom quark at a hadron collider.  
    Now we are working for an upgrade of the SVT device but before presenting the SVT 
upgrade, we review the existing device. SVT is divided into 12 independent processors, one for 
each silicon detector wedge. A sketch for one processor working for one of the 12 azimuthal 
wedges is shown in Figure 1.2.1. Raw silicon hits are transmitted on optical fibers to Hit Finder 
boards that find hit clusters in each silicon layer and calculate their centroids. The Merger board 
then combines the silicon data from 3 Hit Finders with the drift chamber tracks found in that 
wedge. The combined information is sent to both the Associative Memory system [22], which 
does the pattern recognition, and a Hit Buffer [23] which stores the hits until a pattern is found 
with sufficient hits to be deemed a track candidate. There are three pattern recognition boards, a 
Sequencer that controls the operation and two Associative Memory (AM) boards that find track 
candidates. The Sequencer converts silicon hit coordinates into coarser resolution superstrips, 
typically 500 µm wide, a resolution appropriate for pattern recognition. The AM boards contain 
AM chips which are content addressable memory. There are 32K patterns stored, each 
containing the superstrip (SS) number for a drift chamber track and for each silicon layer. As 
each hit passes through the AM boards, all patterns see it at the same time. If the SS number is 
the same as the one stored in the pattern for that layer, then the layer is marked as on. When all 
silicon and drift chamber data have passed through the system, each of the 32K patterns has a 
word containing the layers that were hit.  Majority logic selects those patterns (“roads” in the 
figure) with a drift chamber track and the requisite number of silicon hits and passes them to the 
Hit Buffer board. 
As each road enters the Hit Buffer, the silicon hits are retrieved at full resolution and passed to 
the Track Fitter along with the road number. Because the roads are quite narrow, each one 
                                                                                                                                                             
x The trigger decision. 
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xi SVT is the nick of Silicon Vertex trigger. 
corresponds to an approximate track momentum, azimuth, and impact parameter. This permits 
track fitting to be done with the requisite resolution using a linear approximation. The 6 inputs 
(4 silicon hits plus the drift chamber track azimuth and curvature) are used to produce 6 outputs 
(impact parameter, improved curvature and azimuth, plus 3 constraints that are combined into a 
fit ). Tracks that pass a  cut are sent to the Ghostbuster board. If there is more than one 
silicon track associated with a single drift chamber track, the Ghostbuster selects the one with 
the smallest . Also shown in the figure is the recently added Road Warrior, a Pulsar board 
that removes duplicate track candidates prior to fitting.  
2χ 2χ
2χ
 
Figure 1.2.1  
The SVT boards for one of 12 azimuthal wedges. 
 
 
1.3 SVT protocol 
 
    Data flow in and out the SVT boards  as data streams. Each stream enters or leaves an SVT 
board  through a dedicated connector and cable. 
A uniform communication protocol is used for all data transfers throughout the SVT system. 
Data flow through unidirectional links connecting one source to one destination. The protocol is 
a simple pipeline transfer driven by an asynchronous Data Strobe (DS_ in the following text, it 
is an active low signal). To maximize speed, no handshake is implemented on a word by word 
basis. A Hold_ signal is used instead as a loose handshake to prevent loss of data when the 
destination is busy  (it is an active low signal and will be called HOLD_ in the following text). 
Data words are sent on the cable by the source and are strobed in the destination at every 
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positive going DS_ edge. The DS_ is driven asynchronously by the source. Correct DS_ timing 
must be guaranteed by the source. Input data are pushed into a FIFO buffer.  The FIFO provides 
an Almost Full signal that is sent back to the source on the HOLD_ line. The FIFO is popped by 
whatever processor sits in the destination device. If the destination processor does not keep up 
with the incoming data rate, the FIFO becomes Almost Full and the HOLD_ signal is sent to the 
source. The source responds to the HOLD_ signal by suspending the data flow. Using  Almost 
Full instead of Full gives the source plenty of time to stop (the equivalent of 127 DS_ cycles). 
The source is not required to wait for an acknowledge from the destination device before 
sending the following data word, allowing the maximum data transfer rate compatible with the 
cable bandwidth even when transit times are long. Signals are sent over flat cable as differential 
TTL. The maximum DS_ frequency is what is allowed by the Pulsar input FIFOs, and is 
roughly 40, 50 MHz. 
Here we describe the connections and formats of data flowing in SVT during data taking.  A 
second important connection is the one necessary for the SVT board control, monitoring and 
downloading. This is done from computers that are connected to the SVT system using the 
VME standard [24]. All SVT boards are VME slaves. 
 
1.3.1 Packets and Events 
 
    On each cable there are 21 data bits, Data Strobe (DS_), HOLD_, End Packet (EP), End 
Event (EE), for a total of 25 signals (50 wires). Data are sent as packets of words. The first 
word of each packet is called head. In the simplest case a packet may consist of a single word, 
the head, otherwise, if more than 21 bits are needed, a packet may consist of two or more 
words. The words following the head, in a multi-word packet, are collectively called body. The 
EP bit marks the last word of each packet, the  End Packet word. In one-word packets, of 
course, the word has EP = 1. 
The EE bit is used to mark the end of the data stream for the current event. The complete 
sequence of words in a data stream is called an Event. Each board  will assert EE on the output 
stream after it has received an EE in each input stream and has no more data to output. The last 
word of each Event, the End Event word, has a special format. It has EE = 1 and EP = 1. The 
data field in the End Event  word is used for Event Tag (8 bits), Parity (1 bits), and Error Flags 
(12 bits), as shown  below. 
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DATA fields in the End Event Word 
Bit range 20-9 8 7-0 
Signal name Error Flags Parity Event Tag 
 
 1.3.2 Hit and Road Data 
 
    In the hit stream, driven by the Hit Finders and the COT Track  Finder (see Figure 1.4.2), 
each packet is called a hit. Each word contains a hit coordinate in the data field (21 bits). Hits 
may  be one word long or more depending on what kind of detector the hit is coming from 
(SVX or XFT). The Layer number (3 MSB) is contained only in the packet head. XFT hits are 
also called tracks. 
In the road stream, driven by the Associative Memory, each packet is called a road. All roads 
were one word in length. The 21 bits of the data field were the road number. With the SVT 
upgrade a second word has been added to each road packet, the “bitmap”. It is a 6 bits word, 
one bit per layer. Each bit says if the corresponding layer was fired (bit = 1) or not fired (bit = 
0). In   
Table 1.3.1  and Table 1.3.2 the Hit and road formats are shown. 
 
 
 
 
Table 1.3.1 
The table shows the hit format sent to the AM++  and Hit Buffer by the Merger. 
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Table 1.3.2 
The table shows the output road format  sent to the Hit Buffer by  the AM++.  
 
 
 
 
1.4 The Upgrade of SVT 
 
    As luminosity rises, multiple interactions increase the number of hits in the SVX. Thus the 
time to process all of the silicon hits increases (time/hit = ~35 ns).  However the more serious 
problem is the increase in the number of track candidates that have to be fit (time/fit = ~300 ns).  
In each road, the number of fits that has to be done is the product of the number of hits in each 
silicon layer.  As the hit density in the silicon increases, the number of fits can become quite 
large. 
The SVT upgrade aims to both reduce the number of fits and to perform each fit more quickly.  
The former is done by reducing the width of roads by increasing the total number of roads per 
wedge from 32K to 512K.  The latter is achieved by increasing the speed of the track fitting 
board.   
Table 1.4.1 shows the improved SVT performance with these upgrades. The increase in the 
amount of data SVT can process is very significant. 
 
Current SVT Upgrade SVT 
13Khz 23Khz 
 
Table 1.4.1  
The maximum SVT input rate at  3*1032  luminosity so that the  dead-time does not exceed the 5%. 
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 The SVT upgrade is designed to require a minimum of new hardware. The increase in the 
number of roads is achieved with a new AM system, the AM++. New prototype AM chips have 
been produced. The new Sequencer uses a Pulsar board [25], which was designed for and is 
now being used in the CDF level-2 upgrade. The Pulsar design is very flexible, with mezzanine 
cards for various input and output protocols and three powerful FPGAs for data manipulation.  
A simple mezzanine card containing memory chips and firmware for the Pulsar FPGAs are the 
major needs for the AM Sequencer. The AM Sequencer will also carry out the Road Warrior 
function, to remove redundant track candidates prior to track fitting. 
The existing Hit Buffer cannot be used with the proposed increase in the number of track 
patterns. The Hit Buffer functionality will be transferred to a Pulsar board. The additional 
needed memory will be located on a mezzanine card. 
The new Track Fitter also use the Pulsar board, taking advantage of its factor of 3 higher clock 
speed compared to the current Track Fitter. A mezzanine card similar to those used on the other 
SVT Pulsar boards will be utilized here.  The FPGA firmware is based on the firmware in the 
current Track Fitter. 
The block diagram of the upgraded SVT with the 3 Pulsar boards per wedge is shown in Figure 
1.4.2. Below a short description of the boards is reported. The boards that are object of my 
thesis are  AM++ , with its plug-in LAMB++   and the AMS-RW.  
 
Figure 1.4.2   
The Block diagram of the upgraded  SVT. 
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1.5 The Merger 
 
    The Merger VME board has the task to merge up to four independent data streams into a 
single one. The merging of the streams is performed on a  “first come first serve” basis 
preserving the packet structure (packets cannot be split). Packets in the output stream will be a 
random mix of packets from the different input streams. The End Event word is asserted on the 
output stream after End Event is received on all input streams and all the packets have been 
output. 
There are 4 input streams and two equal output streams. The maximum working frequency of 
the board is 33 MHz. An overall sketch of the MERGER board is shown in Figure 1.6.1.  
Data from each of the four inputs are treated in the same way. Packets are copied from input to 
output with no modification (with the exception of the EE word). The MERGER does not 
provide any means of tagging  packets to identify which stream they come from. 
The MERGER has 6 ways of working:  “Run Mode” and 4 “Tests Modes”. We use MERGER 
in one of the 4 Test Modes. In this mode the input channel used for hits is set so that data are 
not expected from the cable, but are written through VME in the spy buffers [26]. The hits are 
sent from the workstation connected with Ethernet to the VME CPU. This operation has low 
speed so firstly the hits are stored in the spy buffer on the MERGER and then they are sent at 
the maximum rate (33Mhz)  to the AMS-RW.  The roads are sent back to the Merger on the 
SVT cable by the AMS-RW and written on the spy buffer of this channel. The spy buffer is 
read through VME. 
 
1.6 The AM++ 
 
    We have designed a new Associative Memory Board (AM++) for track finding. It is a 9U 
VME board, compatible with the old and the new sequencer. It works at a clock frequency of 
40MHz and has a modular structure, consisting of 4 smaller boards, the Local Associative 
Memory Banks (LAMBs).  Each LAMB contains 32 Associative Memory chips, 16 on each 
side of the board. The AM++ board is sketched in Figure 1.6.2. The structure of the LAMB is 
also shown. The AM chips come in PQ208 packages and contain the stored patterns and read-
out logic. 
It is important to remember that in order to contain the pattern bank within an acceptable size 
the AM operates at a coarser resolution than the actual detector. This is usually done by 
clustering single contiguous detector channels into larger superstrips.  In the following, we will 
call “hits” the addresses of fired superstrips in each layer, and “roads” the coarse resolution 
trajectories (each road corresponds to an array of superstrip addresses – one per detector layer). 
When an AM++ board starts to process an event, the hits are received by the input control chip, 
see Figure 1.6.2, and then they are simultaneously sent to the four LAMBs. As soon as hits are 
downloaded into the LAMBs, the locally found roads set the request to be read out (Data 
Ready). Once the event is completely read out, the LAMBs make the last matched roads 
available within a few clock cycles. 
The outputs of the 4 LAMBs are multiplexed into a single bus by a purposely-designed TOP 
GLUE chip (see Figure 1.6.2) sending roads to the AM Sequencer through the P3 connector.  
The TOP GLUE receives from the AM Sequencer and distributes to the LAMB Glues a set of 
Operation Codes that define the road readout order. The majority logic available in the  AM 
chip is driven so that  roads are readout with an ordering that gives priority to the most 
constrained matches. 
 
 
Figure 1.6.1  
MERGER board overall scheme. 
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Figure 1.6.2   
AM board layout. Dashed lines show areas occupied by LAMBs. On top left corner the high light  area 
shows details of one LAMB. 
 
1.7 LAMB++ 
 
    Six hit buses, one for each detector layer, are fed in parallel to the four LAMBs and 
distributed to the 32 AM chips on the LAMB through 12 fan-out chips called Input Distributors 
(INDI).  For the output road address bus, the AM chips on each LAMB are divided into 4 
pipelines, each corresponding to a column in Figure 1.9.1, consisting of 8 chips, 4 on the front 
and 4 on the back.  Each AM chip receives an input bus where road addresses found in previous 
chips are propagated, multiplexes it with the road addresses internally found in that chip, and 
sends the output to the next chip.  Signals propagate from one chip to another on the top and 
bottom PCB planes through very short pin-to-pin lines, without any vias. 
The outputs of the 4 pipelines are then multiplexed into a single bus by a specially designed 
GLUE chip on each LAMB. 
The LAMB board has been designed, optimized, simulated, placed, and routed with Cadence 
software. It represents a significant technological challenge due to the high density of chips 
allocated on both sides of the board and the use of the advanced Chip-scale packages (CSP) for 
the 12 INDI chips and the GLUE chip (see Figure 1.9.1). 
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Successful operation has been tested at a clock frequency of 40MHz with the new standard cell 
chip. Patterns are downloaded through the VME controlled JTAG port. Chains of 4 AMchips 
each are downloaded in parallel to reduce programming time. The VME 32-bit wide data 
transfer allows us to program 32 chains in parallel for a total of 4 LAMBs.  Downloading time 
is a few seconds. 
 
 
1.8 The AMchip 
 
    The upgraded associative memories has been produced using standard cell technology to 
achieve the maximum pattern density without resorting to full custom design. We are using the 
UMC 0.18 micron technology since it is the most convenient. A 10x10 mm die contains 5000 
“CDF patterns” (patterns for a six layer detector). 
We used a Multi Project Chip (MPC) to get a low cost prototype. For the small number of 
required chips (~2000), a single pilot run of 12 wafers (3000 chips) has been done. In this case 
each wafer produces ~ 250 chips. The standard cell chip has been built pin compatible with an 
FPGA chip, so that extensive board tests have been prepared before receiving the standard cell 
prototype. 
For the implementation of the AM chip, we have chosen a commercial low cost FPGA family 
(Xilinx Spartan 0.35 micron process). The FPGA approach allows a larger degree of flexibility 
in the prototyping and testing phase of the project. Details of the Spartan family can be found 
on the Xilinx web page [27]. 
The FPGA AM chips have been logically designed with the same VHDL code that defines the 
standard cell chip and have been mapped into FPGAs with Synopsis.  The pattern density has 
been drastically reduced to 2 patterns to obtain a logically equivalent chip working at high 
frequency (40MHz). 
 
1.9 The AMS-RW 
 
    The AMS-RW card implements and enhances the functions of two boards installed in the 
current SVT:  the Associative Memory Sequencer (AMS) and the Road Warrior (RW).  
 
  The AMS will be the operating sequencer for the AM++  associative memory boards, and the 
RW function will eliminate redundant track candidates before track fitting.  
 The greatly increased number of track patterns, the protocol for the new AM chips, and the 
necessity of increasing processing speed require a new AMS-RW board. 
 
The new LAMB++  2005 
AM chip INDI 
Glue chip BOUSCA chip 
 
Figure 1.9.1  
Top view of LAMB++  board. 
 
The plan is to use a Pulsar board [28], which is highly reconfigurable and complies with CDF 
and SVT standards, to implement both the AMS and RW functions.  A custom mezzanine card 
to be plugged into the Pulsar will satisfy the memory needs of the AMS - RW algorithms.  
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 The firmware for all the necessary logic will be contained in the 3 large Altera APEX20K400-
1XV  FPGAs [29] on the Pulsar. I have contributed to the developing of the AMS-RW’s 
firmware. This work is explained in Chapter 3, where major details about the AMS-RW are 
reported. 
 
1.10  The Boundary Scan 
 
    The JTAG 1149.1 IEEE Standard [30], commonly named Boundary Scan (BS), is one of the 
most important instruments for testing and debugging modern electronic boards. Boundary 
Scan provides standard and user defined function. In this chapter we describe in details our use 
of the BS to test input and output signals (EXTEST, SAMPLE functions) and to verify the 
interconnections between the chips. The chips that contain Boundary Scan can drive and 
register the logic levels of the I/O pins. 
Instructions and data values are downloaded using an interface of only four pins, the Test 
Access Port (TAP): Test Data In (TDI), Test Data Out (TDO), Test Clock INPUT (TCK) and 
Test Mode Select (TMS).   
TAP provides the possibility to access the I/O pins in serial mode, using a flow    Data Register, called 
Boundary Scan register, shown  as a chain of black squares in   
Figure 1.10.1.  
Also the figure shows  the IEEE 1149.1 standard chip architecture designed by the JTAG group 
[31]. 
Each black square is the logic related to a I/O pin (BS cell) that can be loaded/received by other 
logic on the board.  
The most important advantage provided by BS is that the interface for the user is only four pins: 
TDI, TDO, TMS, TCK.  
TDI and TDO pins are, respectively, the serial input and output  of the data and can be connected with 
every Data Register by a multiplexer, as shown in  
Figure 1.10.2.  
The Instruction Register contains the current instruction and selects the register that has to be 
connected with the TDI and TDO pins. The Bypass Register connects directly the TDI and 
TDO pins with a delay of one clock cycle. The Boundary Scan register connects all I/O pins 
that can be read from the TDO pin. We can also load, in serial mode, from TDI pin, logic levels 
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to be assigned to each pin. All these functions are executed under the control of the Tap 
Controller.  
In the BS logic is included a Tap Controller, that is a finite state machine (FSM) of 16 states. 
The Tap Controller is driven by the TCK and TMS pins. The first one is the clock for the JTAG 
system, in particular the FSM, the second one  is the signal that drives the transition from a state 
to another. The Tap Controller drives the loading of the data in the registers implemented in the 
chip JTAG (Instruction Register, Boundary Scan Register, Bypass Register for example).  
The flow diagram of the Tap Controller is shown in  
Figure 1.10.2. 
For testing the I/O pins their logic values are loaded in parallel into the BS cells and then 
readout in serial mode by the TDO pin. Boundary Scan permits to verify the external 
interconnections between the chips because we can drive any specific output pin of each chip 
and then read the corresponding input pin of the receiver chip. We can compare the expected 
value on the output with the measured value on the input and a mismatch identifies  the bad 
interconnection. 
 
1.10.1 The Instruction Register (IR) 
 
  The instruction register (IR) has a shift section that can be connected between the TDI and 
TDO ports, and a hold section, which holds the current instruction.  
The TAP controller originates the operations, that is the control signals for the instruction 
register. The signals can either cause a shift-in, shift-out through the instruction register shift 
section (Shift_IR), or cause the contents of the shift section to be loaded into the hold section 
with an update operation. 
The most important purpose of the IR is to choose which Data Register (DR) to connect 
between TDI and TDO. 
  
 
 
 
Figure 1.10.1 
The figure  shows the architecture of the Boundary Scan: each black block is called BS cell, all black blocks 
form  the BS register. We can notate the TAP machine, that is the interface that controls the BS logic, the 
Instruction Register, where is loaded the current instruction and the Bypass Register that connect TDI  and 
TDO pins directly with a delay of one clock and   other Data Register. 
 
 
 
 
 
 
 
 1.10-29
  
 
 
Figure 1.10.2 
The figure shows the flow diagram of the Tap Controller, the finite states machine that controls the 
Boundary Scan logic. In each state the machine provides the opportune control signals for driving the BS 
logic. 
 
 
 
The IEEE Std 1149.1 describes three mandatory instructions that are: 
 
The BYPASS Instruction  
The device under test is bypassed. The BYPASS instruction is assigned the all-1s code. When it 
is executed, it causes the bypass register to be placed between the TDI and TDO pins: TDO 
becomes TDI with a delay of one clock cycle. 
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 The SAMPLE/PRELOAD Instruction  
The SAMPLE/PRELOAD instruction is used to allow scanning of the BS register without 
causing interference to the normal operation of the on-chip system logic. Data received at 
system input pins is supplied without modification to the on-chip system logic; data from the 
on-chip system logic is driven without modification through the system output pins.  
      As the instruction’s name suggests, two functions can be performed by use of the 
SAMPLE/PRELOAD instruction: 
 
SAMPLE allows a snapshot to be taken of the data flowing from the system pins to the on-chip 
system logic or vice versa, without interfering with the normal operation of the assembled 
board. The snapshot is taken on the rising edge of TCK in the Capture-DR controller state, and 
the data can then be viewed by shifting through the component’s TDO output. 
PRELOAD allows an initial data pattern to be placed at the latched parallel outputs of the BS 
register cells prior to selection of another BS test operation. For example prior to selection of 
the EXTEST instruction, data can be loaded onto the latched parallel outputs using 
PRELOAD. As soon as the EXTEST instruction has been transferred to the parallel output of 
the instruction register, the preloaded data is driven through the system output pins. This 
ensures that known data, consistent at board level, is driven immediately when the EXTEST 
instruction is entered; without PRELOAD indeterminate data would be driven until the first 
scan sequence has been completed.  
 
The EXTEST Instruction  
The EXTEST instruction allows circuitry external to the component package, typically the 
board interconnect, to be tested. Boundary Scan register cells at output pins are used to apply 
test stimuli, while those at input pins capture test results. Typically, the first test stimulus to be 
applied using the EXTEST instruction will be shifted into the BS register using the 
SAMPLE/PRELOAD instruction. Thus, when the change to the EXTEST instruction takes 
place in the Update-IR controller state, known data will be driven immediately from the 
component onto its external connections. 
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1.10.2 Tap Controller 
 
  Tap Controller is a finite state machine whose purpose is to control the BS logic and provide 
the control signals to IR and all other Data Registers. The flow diagram is shown in Figure 
1.10.2. 
A state transition, driven by TMS, occurs on the positive edge of TCK, and output values 
change on the negative edge of TCK. The value on the state transition arcs is the value of TMS. 
The Test Reset Signal (TRST) initialises the TAP controller in the “Test-Logic-Reset” state, the 
“Asleep” state. While TMS remains at its default value (1), the state remains unchanged. 
In Figure 1.10.3 the outputs of the Tap Controller are shown.    
Clock_IR, Shift_IR, Update_IR are signals dedicated to the IR. The first is the clock of the 
register, the second shifts bits through the IR, while the last is the signal that enables the hold 
section to capture the next instruction. Clock_DR, Shift_DR, Update_DR are equivalent signals 
for all Data Registers. The others are optional signals. 
 
 
 
Figure 1.10.3 
The figure shows the input/output signals of the Tap Controller. 
 
Figure 1.10.2 shows two paths: the Instruction Path, right column, and the Data Path, left 
column. The states in the left column, where is possible to enter with TMS at low level from the 
Select-DR-Scan state, belong to the Data Path. They perform equivalent functions of the 
corresponding states in the IR Path, working on the Data Register (DR) instead of the 
Instruction Register (IR). Typically the next state after the Run-Test-Idle is the Select-IR-Scan. 
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Below is explained the Tap Controller’s flow diagram for the IR Path: 
       
Test-Logic-Reset: 
Tap Controller is initialised in Test-Logic-Reset. In this state the BS logic is disabled and do 
not influences the run mode of the chip. This state is reached starting from every state if TCK is 
active for five clock cycles with TMS at high level. Pulling TMS low causes a transition to the 
Run-Test-Idle, the  “Do nothing” state. 
 
Run-Test-Idle: 
In this state the Tap is not active  but the BS logic is enabled. 
 
Select-IR-Scan:  
This is a “transition” state that allows to enter in the Instruction Path if TMS is a Low level.  In 
the IR Path is possible to load and execute a new instruction. 
 
Capture-IR: 
In this state the shift register into the IR loads a pattern of fixed logic values or design specific 
data. The loading occurs in the rising edge of TCK. 
 
Shift-IR: 
When Tap Controller is here, the IR is connected from TDI and TDO, the data into IR are 
shifted at the rising edge of TCK. At each clock cycle the MSB is replaced from the new value 
of TDI. 
 
Exit1-IR: 
This is a transition state where it is possible to choose  the Pause-IR or Update-IR as the next 
state. 
 
Pause-IR: 
When the Tap machine is in this state the shift operation of the Instruction Register is paused. 
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Exit2-IR: 
It is the same as Exit1-IR but the possible next  states are different. 
 
Update-IR: 
This is the state where the previous instruction in the hold section is replaced with the 
instruction loaded into the shift section. As a result a new instruction is in the IR’s hold section. 
 
1.10.3 The  Boundary  Scan  Path 
 
It is possible to connect more Boundary Scan chips in a daisy chain using the TAP (TDI, TDO, 
TMS, TCK, TRST). Figure 1.10.4 shows a board containing three boundary-scan devices. The 
figure shows how the 3 chips must be connected: 
 
• An edge-connector input called TDI  is connected to the TDI  of the first device. 
 
• TDO from the first device is connected to TDI of the second device, and so on, creating 
a global Scan Path terminating at the edge connector output called TDO. 
 
• TCK is connected in parallel to each device TCK input. Also TMS is connected in 
parallel  to each device TMS input. 
 
The path from the TDI edge input connector to the TDO edge output connector is called 
Boundary Scan Path. Thus specific tests can be applied to individual devices through the 
global scan path by: 
 
• Loading stimulus values into the appropriate input scan cells through the edge-
connector TDI (shift-in operation). 
 
• Capturing device responses (capture operation). 
 
• Applying stimulus (update operation). 
 
• Shifting the response values out to the edge connector TDO  
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     (shift-out operation). 
 
 
Figure 1.10.4 
The figure shows 3 chips connected in a daisy chain, using the TAP. 
 
 
 
 
       The chips can be programmed, loading instructions in their Instruction Register. In 
Figure 1.10.5 is shown an example of programming: a 3 chip chain is accessed to sample the 
BS register of the chips 2 and 3. The first chip is loaded with the BYPASS instruction.  
 
                This is accomplished following these steps: 
Step 1: Connect every chip’s IR between its TDI and TDO pins. The Tap Controller do this function going 
to the IR Path (see  
Figure 1.10.2). 
 
• Step 2: Load the appropriate instructions into each chip’s instruction register. In this 
case SAMPLE, SAMPLE and BYPASS are serially loaded respectively in the IRs of 
chips 3, 2, 1. At start up all chips are in bypass. The Instruction Registers are now set up 
with the correct instructions loaded in their shift sections.   
 
• Step 3:  Copy the value in the shift sections of the instruction registers to the hold 
sections where they become the current instruction. This is the Update operation of the 
TAP controller. 
 
                At this point the instructions are carried out: 
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Chip 1 deselects the instruction register and selects the bypass register between TDI and TDO. 
Chips 2 and 3 deselect their instruction registers and select their boundary-scan registers 
between TDI and TDO. 
Chips 2 and 3 are now ready for the SAMPLE  operation. 
 
 
Figure 1.10.5 
The figure shows the chips 2, 3 ready for SAMPLE operation. It is possible to see the BS Data Register of 
each chip be ready shifted to TDO. The chip 1 is in Bypass. 
 
 
Boundary-scan testing can be used to test the core logic functionality of a device or the 
interconnect structure between devices. Testing the core logic functionality of a device is called 
internal testing (INTEST), and testing the interconnect structure is called external testing  
(EXTEST). 
External testing provides a method to search for opens and shorts, and to test for manufacturing 
defects around the periphery of the device. Internal testing provides a method for testing the 
minimum functionality of the core logic of the device, such as existence testing. 
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 Chapter 2 The diagnostic of the boards 
 
 
    In this chapter all the tests are described for the validation of the AMS-RW and AM++ with 
its plug in LAMB++. I explain as it is possible to simulate the SVT data flow and how I use the 
simulation for board testing. Moreover a method to test the pads of board’s chips is presented.  
 
2.1 Introduction 
 
    To validate the boards we have defined a sequence of tests. Some tests are relative to a single 
board, while others are used to test the entire system. 
The most useful and comprehensive test is called “ Random Test ”. It generates events 
containing random hits, so that it makes possible to test also rare conditions that could escape 
standard specific systematic tests. This test is important because it performs a realistic 
simulation of the SVT dataflow and provides a tool  that is possible to use not only in  the 
development phase but also for diagnostic purposes during the real data taking. During the data 
taking it is important to have a global tool to debug errors on the boards in the shortest time as 
possible, so that a minimum number of events from the detector are lost. Once a problem is 
found in SVT using the Random Test, we use a set of dedicated tools to understand where the 
error comes from. These debugging tools are listed below. 
First of all SVT provides an automatic internal system for checking the integrity and the 
consistency of the dataflow. SVT is provided in fact of a very useful system to spy the data 
flowing through the processor without causing any interference to the SVT functioning.  This 
system is called  “ Spy Buffers ”  and is described in Chapter 3.   
A second powerful tool is the definition of board specific “ error flags ”. When an error is 
detected it is stored in a VME register and stays there until it is seen and reset by VME. The 
error flag is also included in the End Event Word and written on tape  to remember that the 
corresponding event was not perfect. 
Finally we have developed a dedicated group of programs for each board that is under our 
responsibility. In particular we have developed a special tool that, using the Boundary Scan 
(BS), can access all the pads of the AM++  board’s chips. 
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 I have designed the Spy Buffers and the error flag section for the AMS-RW and I worked to 
define the hardware for debugging the AM++.  
Finally I had an important role in the software development. 
2.2   The Test Stand and the Random Test 
 
    INFN Pisa has the responsibility of the AM++ and AMS-RW. We have in Pisa two test 
stands for independent development of software and tests, for the validation of the 2 boards 
before the installation in the experiment. We use 9U VME crates. One crate can allocate 21  9U 
VME boards, in particular a VME CPU. The VME CPU is a Motorola  MVME162 [32]. The 
VME CPU is an interface that controls the operations on the VME bus following the VME 
standard [33].  At start up this processor executes the boot, loading the VX-works OS and the 
VISION library [34]. VISION (Versatile I/O Software Interface for Open-bus Networks) 
specifies a standard way to move data among entities connected by a bus and/or a network. 
VISION is intended to run on bus masters (which initiate all data transfers). Masters can read 
from or write to slaves (which are sometimes also masters). Also, another computer on the 
network may act as a client and read or write data via a master (acting as a server). We use 
VISION for connecting a Linux  workstation to the VME CPU by an Ethernet cable. In this 
way we can work on the crate using the workstation because the VME CPU converts the user 
applications, running on the workstation, in VME operations. Figure 2.2.1 shows how the crate 
is connected with the workstation, while Figure 2.2.2 shows the VME crate.  
The VME CPU uses the 5 MSB of the VME address bus to address the 21 boards in the crate. 
(see [35] for more information about the VME Bus). In the VME crate every slot has a fixed 
address. It means that a board, placed in a certain slot, takes an address that is dependent  from 
the slot and does not depend from the board. 
Figure 2.2.3 shows how the three boards are connected, while shows the real connected. We use 
the Merger board to store hits in the Merger hit Spy buffers, loaded through VME (slow rate) 
from the workstation, to send them later at full speed to the Pulsar (33 MHz) using the SVT 
connector and cable. The AMS-RW receives the hits, converts them into super strips and sends 
them to the AM++  through the P3 connector that is placed in the VME backplane. 
The AM++ sends the roads through the same P3 connector to the AMS-RW. The AMS-RW 
sends the roads, received from the AM++, to the MERGER using the SVT dedicated connector 
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and cable. Both the AMS-RW and Merger connectors are in the front panel of the boards. The 
P1 and P2 connectors are used for VME functions. 
slot 
 
Figure 2.2.1 
The workstation is  connected with VME CPU by an Ethernet cable. 
 
 
 
Figure 2.2.2 
The figure shows the VME crate. It is possible to see the VME CPU in the slot 1 and the AM++  in the slot 
15. In the backplane there are the P1 and P2 connectors. 
 
The fired roads sent back to the Merger are stored in the road Spy buffers, from where it is 
possible to read them through VME in the workstation. 
Ethernet cable 
Unix 
Workstation 
21 
 VME 
CRATE  
1 
VME CPU 
2 
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In conclusion we can simulate the SVT data flow because it is possible to send random hits to 
the MERGER and  to read back the output roads from the AM++   through VME, using the 
Linux workstation.  
In this way it is possible to compare the observed roads with the expected ones. This is a global 
test that we call Random Test, that simulates the real data processing of the system and is able 
to validate the whole system. 
 
 
 
MERGER AMS-RW AM++ 
P1 P1 P1 
IN OUT Output Data 
P2 Roads P2 P2 
OUT IN P3 P3 
 
Figure 2.2.3 
The figure shows how the boards under test are connected. It is important to underline that the Merger and 
the AMS-RW are connected by 2 connectors that are placed in the front of the boards,  while the AMS-RW 
and the AM++ are connected by the P3 connector that is placed in the backplane of the crate. The P1 and P2 
connectors are used only to execute VME operations. 
 
For this purposes specific programs have been developed:  
• We generate random patterns. 
• We generate random hits, enriched of good hits that fire patterns. 
P3 
Input Data 
Hits 
Superstrips 
Roads 
 2.2-40
• We simulate the data flow of  SVT calculating the expected roads. 
• We send the hits to the MERGER. 
• We read back by VME the real roads stored in the MERGER. 
• Finally we compare these roads with the expected ones.  
 
My contribution was dedicated to the design of the board debugging features and board test 
 
Merger
Pulsar
LAMB
AM++
SVT cable
 
Figure 2.2.4 
The figure shows the three boards placed in the VME crate. It is possible to see the SVT cable that connect 
The Merger and the Pulsar. The high cable transmits the hits from the Merger to the Pulsar, while the low 
cable sends the roads from the Pulsar  to the Merger. 
 
2.3 The global test of the system 
 
    One of the most important purpose is to perform a global simulation of the system.  For this 
goal  we execute  the Random Test, composed by specific C and Python code that  we have 
developed. This code  performs the following steps: 
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 • A C [36] program, called pattgen.c, generates patterns and writes them in a “pattern 
file”. 
 
• A C  program, called writepatterns.c,  takes the patterns into the pattern file  and writes 
them into the AMchips through VME. 
 
• A C program, called gen_hits.c, generates random hits and writes them into a file. It 
also looks at the pattern file to add good hits able to cause pattern matches. 
 
• A C program, called  AM_sim.c, simulates the data flow calculating the expected roads 
and writes them  in a reference file.  
 
• A Python [37] program, called  merger.py, sends the hits to the MERGER board and 
reads the roads stored in the spy buffers and writes them into a file. 
 
• A C program, called road_diff.c, reads the files that contain the real and the expected 
roads and compares them. It writes the differences between the two files in a report file. 
 
The details of the programs with their options are reported in Appendix A. 
All these C and Python programs are grouped in a command script, that executes them, with the 
order that is written above. This command script is executed on the Linux workstation. The 
road_diff.c program is the “error controller” because provides  the comparison between the 
simulated and the real roads. The correct result is a perfect equality from the two road’s files. 
We can find if the boards, during the Random Test, have lost any roads. We can observe 
unexpected roads or wrong bitmaps. Also it compares the EE words reporting if there are extra 
or missing events. It checks also the error flags included in the EE word. An example of 
command script that executes a Random Test is reported in  
Figure 2.3.1. The use of the options is described in Appendix A. 
 
 
   # one hundred patterns are generated and written in 100.patt. 
        …/C/pattgen -n 100  tmp/100.patt    
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         # The patterns are written in to the AMChip and the threshold is set at 6. 
       …/C/writepatterns -slot $AMSLOT -thr 6 tmp/100.patt 
         # Send EE  word for a fast check of the connections. 
        …/TOOL/MRGrun.py TOOL/EE.dat                  
        # Some events are generated and hits are written into hit100. 
        …/C/gen_hits -r 10 -r5 5 -r4 1 -e 100 -n 0 -s 6 tmp/100.patt > tmp/hit100 
        # The simulation is executed and expected roads are written in rif100. 
       …/C/AMsim -sort -thr 5 tmp/100.patt tmp/hit100  > tmp/rif100      
        # Hits are sent to the Merger, hits are read back and written into out100. 
    …/TOOL/MRGrun.py tmp/hit100 > tmp/out100                                       
       # The comparison between  the expected and real roads is executed. 
     …/C/road_diff -i 0 tmp/rif100 tmp/out100 > tmp/diff100 
 
Figure 2.3.1 
The figure shows an example of script command that generates one hundred patterns, simulates, runs and 
checks one hundred events. 
 
 
It is important to underline that using this test we know if there is an error in the system but it is 
impossible to know where it is. For this reason we have developed specific tests to isolate the 
error that the functional test has detected.  
 
2.4 The AMS-RW Spy Buffers and Error Flags 
 
    The purpose of the Spy Buffers is to spy all the data going through SVT without causing any 
interference to the functioning of the SVT device itself. The data flowing through input and 
output stream are copied into circular rams. These one are implemented using  CY7C1350 [38] 
SRAM memory on the Pulsar board. The Spy Buffers can be in two working mode: SPY or 
FREEZE. In SPY mode the  input stream coming out of the FIFO and the output on the SVT 
cable are copied continuously in to dedicated SRAMs. In FREEZE mode copying is suspended 
and the content of all buffers can be read through the VME interface without causing any 
interference to the dataflow. In this way if an important error happens it is possible to FREEZE 
the Spy Buffers and check the data for diagnostic purpose.  
An alternative internal test tool provided by each SVT board consists in a set of Error Flags, 
that are stored in the EE word and a VME register. Its purpose is to provide information that 
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can be useful to deduce the consistency of the dataflow. This information is contained in the 
End-of– Event  word, so that it goes on tape with each event.  
The End Event word (EE) has the same format for both input and output streams (see Chapter 
1). It contains a 1-bit parity code that needs to be calculated for every event on each board 
output and checked on the fly on each board input in order to promptly detect the occurrence of 
data corruption on a cable. The parity is computed taking the bitwise XOR of all bits of all data 
words in the event (23 bits/word) excluding the End Event word. For the data flow’s 
consistency I have developed the firmware in  the AMS-RW to check the parity of the input 
stream and to compare it with the parity calculated by the MERGER on the output stream, 
saved in the bit  #8 of the EE word. In this way it is possible to check the integrity of the SVT 
cable that connects the two boards, and verify that the data transfer is valid. The AMS-RW also 
computes the parity code for the output stream and includes it in the End Event word. The EE 
word also contains an 8 – bit event tag. The AMS-RW must propagate the event tag in each EE 
word in the output stream. When an error condition is detected the following actions are taken. 
A corresponding error flag is set in the Error Flag register. This register is readable and 
clearable through the VME interface implemented in the Pulsar. An error flag is set in the EE 
word of the output event. Each error bit in the EE word represents a particular error inside SVT 
and is the logical OR of that kind of error in all the boards. Each board receives the error bits in 
the EE word from the previous board and performs the OR of each received bit with the 
corresponding internally calculated error flag. The information written on tape gives the 
possibility to identify perfect events. However, if an error bit is set it is not possible to deduct 
where the failure was generated. Accessing the VME registers of all boards, instead, it is 
possible to identify where was generated the failure and fix the problem. 
I have written the firmware for these error conditions in the AMS-RW. This firmware has been 
implemented in one of the FPGA placed on the Pulsar. The Chapter 3 explains the details of the 
Spy Buffers and the error flag implementation in the pulsar board. 
 
2.5 The specific-board test tools  
 
   We have developed a specific set of test tools for the AMS-RW and AM++ with its plug-in 
LAMB++. Every dedicated tool aims to isolate a set of specific errors on the defective board. 
Our purpose is to create a group of tests that can be used if there is the suspect that the 
interested board is defective. If the tools are efficient they provide the precise explanation of the 
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error. These tools are very important in the experiment where errors have to be found and fixed 
in the minimum time since a defective board causes data losses. 
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2.5.1 The specific tests on the AMS-RW 
 
   To debug this board we have two different kind of diagnostic tools, in addition to the standard 
SVT tools (Spy Buffers and error register/flags).  
The first one is a “visual test”. On the Pulsar front panel there are a group of leds. When we 
write the firmware we can associate important signals to the leds that provide some information 
about the status of the board. For example it is possible to understand if the board is in Test 
Mode or in Run Mode, if the input FIFO is “almost full” (hold signal set), or if the board finite 
state machine is stopped in a bad state. This test is fast and easy to implement. 
The second diagnostic tool, much more powerful, is based on the use of the Logic Analyzer 
(LA) “digital wave” by Agilent Technologies [39]. The Pulsar provides the connection between 
a connector ready for the LA and a certain number of pads from each FPGAs. The LA permits 
to record, triggering on a particular event, the waveforms of a maximum number of 32 signals 
from the Control chip and 16 signals from each of two DATAIO chips. In fact there are three 
special connectors installed on the Pulsar. Each one is connected with one FPGA. Two of them 
can readout a maximum number of 16 signals from the DATAIO1/2 FPGAs. One connector 
can readout 32 signals and it is connected with the CONTROL FPGA. The signals on each 
connector are programmable, this  means that we can observe every signal that is relevant for 
our purposes. 
The procedure to use the LA is the following. When an error is found by the global test, the LA 
is connected to these connectors, a trigger is chosen (a relevant signal going up or down or a 
function of relevant signals), and the same test is repeated to generate the error again. When the 
LA has finished to record the chosen signals, we can observe and check their waveforms. 
The waveform is reported on the video or stored into a file.  
 
Figure 2.5.1 shows an example of recording of the signal’s states of the pulsar, during a test 
run. 
 
2.5.2 The specific tests on the AM++ and its plug-in LAMB++ 
 
   The Hewlett Packard 54111D Digitalizing Oscilloscope [40] has been used to sample and 
analyse the waveform of interesting signals. The oscilloscope is the main tool to look at all the 
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details of clocks and critical signals. It was also important at the first debug of the logic, 
combined with the use of the board simulation. However, after a while, the logic has been 
demonstrated to be ok and debugging has been necessary only for assembling problems. 
Producing slightly different versions of boards and producing 32 final AM++ boards or 128 
LAMBs required a more automatic test capability, able to find shorts or bad connections or bad 
chips in a short time, even in places where the oscilloscope probe cannot be connected (BGAs 
sockets as and example). 
 
 
The signal’s 
waveforms   
The marked 
signal is the 
event trigger 
 
 
 
Figure 2.5.1  
The figure shows the output of the LA during an VME write to the memory SSmap ( see Chapter 4 for the 
SSmap). The VME and SSmap control signals are shown. 
 
 
As already mentioned we developed a test based on Boundary Scan. This is a powerful tool that 
offers also the possibility to test the inaccessible chip’s I/O pins. The purpose is to develop a 
tool that debugs the AM++, analysing the input data stream and the related output data stream. 
The dataflow inside the AM++  is shown, approximately, in Figure 2.5.2. The superstrips arrive 
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from the AMSRW through the P3 connector and are received by the Input Control chip, 
Input_ctr in Figure 2.5.2, (see paragraph 2.5.3  for details about this chip). The Input_ctr is the 
input controller: it demultiplexes the incoming hits into six buses one per layer and sends them 
to the four LAMBs. So it is important to have a test that checks all the pads of this chip: with 
this test we can check the data before (looking at the inputs) and after (looking at the outputs) 
the chip. The output controller, instead, is the Top Glue. It receives all the roads from the four 
LAMB’s Glue chips and sends them to the P3. A check of its pads, allows to locate problems if 
the consistency of the output data is lost. We can understand if the problem is located near the 
LAMBs (looking at the Top Glue inputs) or in the connector side (looking at the outputs).  
The AMchips are the core of the AM++, they perform the patterns recognition and so it is very 
important to be ensure they correctly receive/send data.  
These pad checks are not full speed tests, they are static checks. However, when the functional 
part of the system has been tested and all critical problems are solved (timing distribution, 
hold/setup problems etc. etc.) most of the remaining problems are easily found by the BS test.  
Since the AM++ architecture is very simple and regular, the test of the two Control chips 
(Input_ctr and Top_glue) and the AMchip pad test is all what we need.   
In addition it is possible to use the VME standard to access these two chips and download data 
that can drive the chip outputs, replacing the signals coming from the input pads. This is a very 
useful feature to test the connections even if the board is stand alone and no significant data can 
be provided by the AMSRW. We describe in the following the hardware used to implement this 
tests. I participated to the hardware design and to the software development. 
A VME slave interface has been implemented in a Xilinx chip placed on the board. This chip is 
called VME chip in Figure 2.5.2. This chip guarantees the access to the AM++  by VME Bus 
from workstation, using only software tools that are completely automatic and very fast. The 
Input_ctr internal structure is described, as an example, to show how the debug features are 
inserted in the control logic. The Top Glue is not reported since the debug logic is equivalent. 
The Bousca chip is described, since it is the most important device used to program, control and 
debug the Amchips on the LAMB. 
Finally we have developed some C programs for controlling and debugging, programs that 
exploit the hardware features already described. Some programs (AM_input_test.c, 
AM_glue_test.c are examples) have the purpose to access the VME registers, to set the outputs 
of the Input_ctr, AMchip and the Top Glue chips respectively. Other software was developed, 
sample.c is an example, to use the boundary scan and to provide a snapshot of the pad’s state of 
each chip, writing in a text file the results of the sampling of the pads. In this way we can 
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compare the expected values with the real ones. The advantage of this test is that we use the 
functions of the Boundary Scan to debug all the pads, even the ones that cannot be reached by a 
probe. These software tools are described in the paragraph 2.5.6. 
 
 
2.5.3 The Input Control  chip 
 
     The Input Control chip is implemented in a Xilinx Cool Runner XPLA3 XCR3512XL 
CPLD [41]. Its code is written in Verilog language [42]. This chip accommodates the old SVT 
structure where the hits from six layers are merged in a single stream, with the new Associative 
Memory chip that has a much larger input bandwidth provided by six busses  (18 bits wide), 
one bus for each layer. So the Input Control chip receives a single 12 bits wide SVT input bus, 
(Data_int[11:0] in Allegati\Input_Control.ppt, and demultiplexes hits belonging to different 
layers on six different busses, one for each layer). 
This information is completed by the layer specification (lay_in[2:0] in 
Allegati\Input_Control.ppt) and the Opcode lines (opc_in[3:0]). 
Each incoming hit is validated by the Operation Code “input” (opc[3:0]= 4). The new AMchip 
receives instead 18 bits, so Input Control sets the MSB bits of the output busses 
(Busn_out[17:12]  in  Input_Control.ppt)  to complete the hit information. 
The Input Control takes different actions when the AM++ board is in Run Mode or in Test 
Mode. The input multiplexer on the left of the Allegati\Input_Control.ppt, controlled by the 
TMODE signal, receives inputs from both the P3 connector and the VME slave.  During Run 
Mode (TMODE = 0) the real hits coming from the P3 connector are selected. During Test 
Mode (TMODE = 1) “debug” hits downloaded from the VME are selected. Test Mode is 
necessary to execute diagnostic tests. Hits are latched into the output registers shown on the 
right of the schematic in Allegati\Input_Control.ppt, one for every layer. Each layer register is 
enabled by the corresponding enable signal (e5….e0) decoded from the incoming layer bits, 
lay_in[2:0], if the op-code “input” (opc[3:0] = 4) is detected. Another register, en_wr, latches 
e5,…e0 signals, to generate enables for the registers that follow in the hit pipeline towards the 
associative memory. In this pipeline the hits have to pass the registers placed before and below 
the LAMB connectors and the registers inside the INDIs. 
The busn_out[17:0], (n = 0,…,5) and en_wr are sent to the four LAMBs on the AM++ board. 
The intermediate registers have been added to reduce the delay on the long lines needed to 
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distribute hits to the four LAMBs. These  lines also would be delayed by the connectors 
connecting the AM++   to the LAMBs, if these registers would be missing. 
The Input Control chip provides two ways to reset the registers: the first, generated by the Init 
signal, comes from the VME slave; the second is generated by the AMS and corresponds to a 
particular incoming op-code (opc[3:0] = 5). It is activated when an event has been totally 
analysed and the whole board needs to be reset before starting the analysis of a new event.  
 
 
VME  
Figure 2.5.2  
The figure shows, approximately, the dataflow in the AM++. 
 
 
 
It is important to underline that the outputs of the chip arrive in parallel to the four LAMBs 
through the registers under the connectors, but not all the buses are enabled at the same time: 
every bus_out  is sent out together with the en_wr register, but only the bus corresponding to 
the active layer (en_wr active) is latched by the following  registers in the next clock rising 
edge. 
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 2.5.4 The VME chip 
 
  This chip is implemented in a Xilinx Cool Runner XPLA3 XCR3512XL CPLD [43], like the 
Input_ctr chip. It implements a VME slave interface. Its code has been written in Verilog 
language [44]. This chip implements the VME Bus Standard [45]. VME registers are 
implemented inside and are used to perform the board control and debugging as described 
above. A complete schematic view of the VME slave interface is in the following attached file: 
Allegati\vme.ppt.   
The principal purposes are: 
• To configure the AMchips through the Bousca chip; it consists in the loading of the 
patterns and the content of control variables into the AMchips. 
• To control  the JTAG chains on the AM++ (see Chapter 1 for details about JTAG).  
• To hide the P3 connector and to send input to the board and read back the output from 
VME. In this way it allows to test the AM++  standalone using automatic software tests.  
• To set one of the two AM++  working modes, Test Mode and Run Mode, writing on a 
dedicated VME register, called TMODE. In Test Mode the Input Control chip (see also 
the paragraph 2.5.3) receives the data from the VME chip and not from the P3 
connector. This mode is used also  to configure the AMchips on the LAMB++  and for 
testing the chip’s pads of the Input control and AM chips, as it is explained in the 
paragraph 2.5.2. The Run Mode is the normal way of work during data taking.  
 
There is a dedicated internal VME register inside the Input_Ctr chip called Input_Data. It is 
organized as VMEdata[18:15] = OPCODE[3:0], VMEdata[2:0] = LAYER[14:12], 
VMEdata[11:0] = DATA_IN[11:0]. In the schematic view of the Input Control chip 
(Allegati\Input_Control.ppt) it is possible to see the output of this register, that is multiplexed 
with the data coming from P3, while in the schematic of the VME chip (Allegati\vme.ppt) is 
reported the control logic to address it.  
To write the Top Glue output exists an internal VME register in the Glue that is called 
Ouput_Data register. It is composed by the following signals: VMEdata[23] = DV[23], 
VMEdata[22:20] = spare[22:20], VMEdata[19:0] = address[19:0]. This register allows to 
generate roads from VME skipping the LAMB++s. In the VME chip is implemented also a 
ROM, called IDPROM, that contains some information about the board, the version of the 
 2.5-51
firmware and other useful information. Each board inside the experiment has such a ROM, that 
can be used to verify which device is installed in a certain slot.  
All the chips on the AM++ and LAMB++ boards are accessible via Boundary Scan (see Chapter 
1 for more details on Boundary Scan). Xilinx chips are downloaded with the Xilinx download 
cable through TAP. However the Standard Cell Associative Memory (SCAM) chip chains and 
the most important Xilinx chains are controlled also through VME.    
To be able to find a clear correspondence between the long string of bits coming out from a 
certain JTAG chain and the inputs/outputs status of the pads under test we need a description of 
the signals assigned to the pins by the project and the sequence of pads in the boundary scan 
register for the used package. For this purpose we create a template file were the project signals 
are listed in the right sequence to be associated directly to the list of bits coming out from the 
JTAG TDO. A language C program has been written, called gentemplate.c, to generate the 
template file. To create this template we use two files: the pad and the BSDL ( Boundary Scan 
Description Language ) files. The first one is a file generated by the Xilinx cad ISE [46] were 
the project signals are listed and assigned to specific pads. ISE is the Xilinx CAD used to 
program Xilinx chips. The second file is also provided by Xilinx that is the foundry of the 
devices, but it is project independent. It depends on the device only. A Boundary Scan 
Description Language (BSDL) is a subset of VHDL that is used to describe how JTAG (IEEE 
1149.1) is implemented in a particular device. For a device to be JTAG compliant, it must have 
an associated BSDL file. These files are available for download from manufacturers' websites. 
JTAG systems use the information contained in a BSDL file to work out how to access a device 
in the JTAG chain. BSDL file are described in detail in Appendix B and the pad file is also 
reported.   
Three groups of JTAG chains (see Chapter 1 for more details on JTAG) are controlled by the 
VME chip. Each chain is provided of 3 registers: two of them are used to set the TDI, TMS 
lines, the third one to register the TDO output of the chain; for each TDI/TMS writing or TDO 
reading the TCK signal is automatically generated to strobe the JTAG signals inside the chain.  
 
• The first chain is composed by the Input Control and Top Glue chips on the AM++ 
board. The purpose of this chain is to easily update the firmware for those important 
chips and to allow the access to their pads. This chain is called “ctramb chain” and the 
corresponding registers are: ctramb_TDI, ctramb_TMS, ctramb_TDO. These registers 
are implemented inside the VME chip, the schematic shows them and provides also 
their VME addresses.  
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 Since this is a single chain single bit registers are used and only the least significant data bit of 
the VMEDATA bus is used to set/get TDI, TMS, TDO.  
The summary of JTAG operations for Xilinx devices is reported in  
Table 2.5.3. We used the BYPASS and the SAMPLE instructions for debugging.  The 
Appendix B reports the list of BS cells taken from the BSDL file for these 2 Xilinx chips 
(FT256 package). 
 
BYPASS                   
(11111) 
SAMPLE                  
(00010) 
EXTEST                   
(00000) 
IDCODE                   
(00001) 
INTEST                    
(00011) 
HIGHZ                      
(00101) 
CLAMP                    
(00110) 
ISP_ERASE              
(01010) 
ISP_PROGRAM       
(01011) 
ISP_VERIFY           
(01100) 
ISP_INIT                  
(01101) 
ISP_ENABLE           
(01001) 
ISP_DISABLE         
(10000) 
ISP_WRITE              
(00111) 
ISP_READ               
(01110) 
TEST_MODE          
(10001) 
  
 
Table 2.5.3 
The summary of all the JTAG operations for the Xilinx Control chips. 
 
 
• The second group of chains is made of 32 chains of 4 AMchip each, requiring one data 
bit for every chain, so a total of 32 chains can be accessed in parallel exploiting the 32 
bits of the VMEDATAbus. On each LAMB there are up to 8 AM_chip chains. The 
corresponding VME registers are: AM_TDI, AM_TMS and AM_TDO. An 8 bit slice of 
these registers is implemented in each of the 4 BOUSCA chips (see the next paragraph 
for the BOUSCA chip) placed on the LAMB++. The task of the VME chip is to 
generate the address signals for them. Four LAMB++  are accessed in parallel. For 
example with one VME operation the 32 TDI signals are updated, 8 chains for each 
LAMB++. The VME data bus is split in 4 slices, each of 8 bits, between the 4 LAMBs 
as shown in  
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 Table 2.5.4. Each  bit of one VME bus slice is assigned to each AM_chain’s TDI/TDO signal. 
The assignment of the AM_chains is shown for the LAMB++  number 3 below in  
 
 
Table 2.5.5. On the LAMB++  the JTAG chains are numbered as shown in  
Figure 2.5.6.  
The Standard Cell Associative Memory (SCAM) Boundary Scan cells are listed in Appendix B, 
while Table 2.5.7 reports all JTAG operations of the SCAM. 
 
VMEDATA[31:24]   LAMB++   3 
VMEDATA[23:16] LAMB++   2 
VMEDATA[15:8] LAMB++   1 
VMEDATA[7:0] LAMB++   0 
 
 
 
Table 2.5.4 
The table shows how  the VMEDATA Bus is split between the LAMBs. 
 
 
 
 
 
 
LAMB++ 3 
VMEDATA[31]        AM_chain  7 
 VMEDATA[30]        AM_chain  6 
 VMEDATA[29]         AM_chain 5 
 VMEDATA[28]         AM_chain 4 
 VMEDATA[27]         AM_chain 3 
 VMEDATA[26]         AM_chain 2 
 VMEDATA[25]         AM_chain 1 
 VMEDATA[24]         AM_chain 0 
 
 
 
Table 2.5.5 
The assignment of the TDI/TDO signals of the AM_chains to the VMEDATA Bus. 
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• The last group of JTAG chains is made of 4 chains, one for each LAMB. Each chain is 
made of 12 INDI chips and 1 lamb_glue chip (see the chapter 1 for more details about 
LAMB++). The purpose of this chain is to easily update the firmware for those chips 
and allow access to their pads. The corresponding VME registers are: GLID_TDI, 
GLID_TMS and GLID_TDO. Also these registers are implemented in the BOUSCA 
chips. Since each LAMB receives a group of 8 VME data bits, the 4 data bits used for 
these 4 chains are bits 24, 16, 8,  0, the LSB of each 8 bit  slice.  
Table 2.5.8 reports the VME address of each register. 
 
 
Figure 2.5.6 
The figure  shows the numbering of the  AM_chains on the LAMB. Each TDI/TDO signal is assigned to one 
bit of the VMEDATA Bus. In this way it is possible to execute a single VME operation to update/read back 
the TDI/TDO signals of all 4 LAMB++ . 
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The AM_init and AM_program addresses are used only with FPGAs and are obsolete in the 
last board version that is no more compatible with FPGAs. The TCK_enable register is a single 
bit that allows to disable the automatic TCK generation for any TDI and TMS writing or TDO 
reading. 
 
 
Table 2.5.7 
Summary of all JTAG operations for the AMchip. 
 
 
 
 
 
Table 2.5.8   
The VME address of the registers. 
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 2.5.5 The Bousca chip 
 
   Each LAMB++  mounts a BOUSCA chip. The BOUSCA chip contains the VME registers to 
generate the BS operations of the AMchips and the GLID_chain. The BOUSCA chip is a slave 
for the VME interface placed in the VME chip on AM++. All registers into the BOUSCA are 
addressed by VME chip. BOUSCA provides the TMS, TCK, TDI signals and latches the TDO 
signals on each TCK. Signal for 8 JTAG AM_chains and 1 GLID_chain are distributed on the 
LAMB++   as shows in   Figure 2.5.9.  
This chip is implemented in a Xilinx XC9572XL CPLD [47]. Its code is written in Verilog 
language [48]. The most important purpose is to convert VME operations into JTAG 
operations. In this way it is possible to configure the AM chips by  the VME Bus. A schematic 
view of the chip is in Allegati\bousca.ppt. In the schematic we can see the read_pam and 
write_pam that are the read/write control signals. The first one is the signal that permits to read 
the AM_TMS, AM_TDI,  AM_TDO and the AM_INIT registers by VME Bus.  
Chain 1 
 
  Figure 2.5.9  
The figure shows the 8 AMchip chains on the LAMB++ . The BOUSCA chip manages all the chains. 
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It is possible to read a maximum of 8 bits in parallel that correspond to 8 JTAG chains of AM 
chips. 
To read a register a  multiplexer, see Allegati\bousca.ppt,  selects the right input to send to the 
SELVD[7:0] register that sets its output if read_pam and write_pam are, respectively, at high 
and low level (read function). The outputs of this register are sent to a three state buffers that 
are active only if the read_pam signal is active (high logic level). So the outputs of the buffers 
drive  the VME Bus. 
The multiplexer is controlled by the IADD[3:0] inputs that are sent by the VME chip. They 
provide the internal address of the register that has to be read. 
When write_pam is high and read_pam is low, instead, a writing function is performed. We 
write on the AM_TMS, AM_TDI, AM_PROGRAM and AM_INIT  registers depending on the 
internal address IADD. The outputs of these registers are distributed  to the AM chips. Also the 
AM_TCK[7:0] are sent to the chips. They are produced by the TCKIN clock that is buffered 
before being duplicated to be distributed without  fan-out problems.  
A demultiplexer selects the output that receives the VMEdata[7:0], see Allegati\bousca.ppt. In 
this way the data on the bus are sent to a register that sets its output only if read_pam and 
write_pam are, respectively, at low and high level. The demultiplexer is controlled by the 
IADD[3:0] input  that choose which register has to receive the data.  
The TDO[7:0] are received from the BOUSCA chip and latched into a register that is called 
QTDO[7:0]. The outputs of this register is sent to the multiplexer, see Allegati\bousca.ppt. 
 
2.5.6 The Software 
 
   The AM++  and LAMB++ boards have been mostly debugged looking at the Input Control, 
the AM chips and the Glue pads mainly using Boundary Scan tools. For this purpose few 
programs have been developed in C language: AM_input_test.c, AM_glue_test,c and sample.c. 
The first program offers the possibility to set into the Input Control known values on the 6 AM 
chip input buses. The second program sets the Glue output. The last one samples all the pad 
values of all the interesting chips: Input Control, Glue and AM chips. We create a report text 
file that contains the sampled information. In this way it is possible to compare the sampled 
values with the expected  ones, identifying possible bad interconnections or open and short-
circuits.  
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Below  I explain the details of the programs used to debug the boards and I reports their 
options. 
  
2.5.7 The AM_input_test.c program 
 
    The program  AM_input_test.c  sets the layer’s buses bits. It permits to set any bit of each 
layer. We can set all the layers to any desired data and then, using sample.c, we can verify that 
these data are really received into the AM chip pads. If an error is found and it looks like a short 
between two lines, a binary search can be done sending different appropriate data on the buses. 
Pads not soldered are also detected because they appear to hold a low level even if a high level 
has been imposed through Input Control. The program  AM_input_test.c  executes these 
sequential operations: 
 
• Reset AM++   and LAMB++  boards generating a INIT through VME: the registers on 
the boards are cleared. 
• Set TMODE register: the Input Control chip is connected to the VME chip. 
• Set the Input Data register: this register is used for loading known values to the layer’s 
buses going to LAMBs. 
 
Below a command line that runs the AM_input_test.c programs  is reported. In this case the 
AM++   board is in the slot 19 and all the bits of all the buses are set at high logic level. 
 
                              ….C/AM_input_test  - Slot 19    – d 0xFFF   
 
The options are explained below: 
Usage: 
…/C/AM_input_test [-slot ] [-n layer] [-d value]  
Options: 
- slot                               # of  VME slot 
-n                                   # of layers that are set by the program (default: n = all) 
-d                                   data to be written  
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 2.5.8 The sample.c program 
 
The sample.c program captures the state of the BS Data Register, applying the “SAMPLE” 
instruction. It reads the TDO output sequence and writes it into a text file, named readback.txt. 
A copy of the BS Data Register is produced. Sample.c  program uses a template file to create 
the readback.txt file with right names of the signals in the right position. The  template file 
provides some specific information about the chip under test. This one is used to associate each 
BS cell with the proper I/O pad and its signal name. Below two command lines that run the 
sample.c programs  are  reported. In the  first line the chip debugged is the Input Control/the 
Glue chip, while in  the second line the chip under test is the AM chip. (SCAM is the nick name 
of the Standard Cell AM). 
 
 
       ….C/sample.c  input_control_2005.tpl    1  0x 1 2  19 input_glue 
   
 
       ….C/sample.c   scam2005.tpl    3   0x01000000   4  19 scam 
 
 
 
The options are reported below: 
Usage: 
…/C/sample.c  [-template file ] [-chip  # chip] [-chain  # chain] [-length # chain length][-slot 
# VME slot][chip_type  chip’s type] 
Options: 
-template file        scam2005.tpl  or input_control_2005.tpl or top_glue_2005.tpl             
-chip number               AM_chains = 1,..,4, Ctramb_chain = 1,2  
-chain  AM_chains = 0,..,31 (see  
 
Table 2.5.4 and  
 
Table 2.5.5) or Ctramb_chain = 1.  
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 In the command lines to control the chains it is necessary to insert a hex digit as chain option. 
For the  Ctramb_chain to enable/disable the chain the hex digit is 0x0/0x1 respectively. For 
the  AM_chains to enable/disable the chains the hex digit is composed by 8 hex digits because 
there are 32 chains for 4 LAMB++s. A digit’s couple corresponds to a LAMB++. Below the 
assignment of the digits to the LAMB++s is  reported. 
 
 
MSB 8 bits 8 bits 8 bits LSB 8 bits 
LAMB 3 LAMB 2 LAMB 1 LAMB 0 
 
In the SCAM’s command line the hex digit 0x01000000  means that the AM_chains number 0 
of the LAMB 3 is enabled ( high logic level), while the others are disabled (low logic level). 
 
-length                          AM_chains = 4, Ctramb_chain = 2 (see Figure 2.5.6) 
-slot                              VME slot 
-Chip_type                    scam or  input_glue    
 
Below some template file’s lines of Input Control are showed. 
 
BS cell       Input or Output  Pad    Function name 
.  .    .    . 
.  .    .    . 
3              Internal 
4     Three-state 
5     OUT 
6    IN        T9        bus3_out< 3>  
.  .    .    . 
11     Internal 
12     Three-state 
13     OUT 
       14     IN        R8        bus3_out< 4> 
Figure 2.5.10 
A part of the template file of the Input Control chip. 
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Each I/O pad has three important signals: the three state, that enables or disables the output 
buffer, the input and the output signals. One BS cell is associated to each signal. For example 
the BS cells 12, 13, 14 are associated to the R8 pad with its signal (three state, out, in) and  the 
bus3_ou t <  4 >  signal name (function name). The BS cells signed with Internal are not 
accessible. 
The sample.c program captures the states of each BS cells and inserts their values in the 
readback.txt file with the correct line of the template file. Internal, three state and out cells are 
ignored for the inputs, while the Internal, three state and in cells are ignored for the pads. 
Some lines of a readback.txt  file are reported below. 
 
    State   Function name      Pad                  
1     Bus4_out[0]     G1   
1     Bus4_out[1]     F3   
1     Bus4_out[2]     F2   
1     Bus4_out[3]     F1  
1     Bus4_out[4]     F0   
.    .      . 
.    .      . 
.    .      . 
.    .      . 
 
1     Bus2_out[0]     B4   
1     Bus2_out[1]     B2   
1     Bus2_out[2]     B1   
1     Bus2_out[3]     A3   
0     Bus2_out[4]     A1   
0     Bus2_out[5]     C2   
0     Bus2_out[6]     C3   
.    .      . 
.    .      . 
.    .      . 
Figure 2.5.11 
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The figure shows some lines of the readback.txt file. 
 
The readback.txt file reports the BS cell’s states, the function name and the pad identifier. 
One of the possible complete command script that debugs the board is reported below. In this 
case it is shown how the Associative Memory input  is debugged. 
 
#Put all AM input sto the high logic level 
          …./AM_input_test  - Slot 19    – l 0xFFF   
#Read the pads of the AM chip #3 in the LAMB 3, chain 0 
          …./sample.c  scam2005.tpl    3   0x01000000   4  19 scam 
. 
. 
           . 
         readback.txt is created successfully. 
 2.5-66
Chapter 3 The   AMS-RW   board 
 
 
           In this chapter I am going to describe the Associative Memory Sequencer–Road Warrior 
board (AMS–RW). I describe the Pulsar [49] board, where AMS-RW has been implemented 
and my work on the  AMS-RW’s  firmware. 
 
3.1 Introduction 
 
    The AMS-RW board implements and enhances the functions of two already existing boards 
installed in the current SVT (see Chapter 1 for details about the SVT device and its upgrade): 
the Associative Memory Sequencer (AMS) and the Road Warrior (RW). The AMS is the 
operating sequencer for the AM++  associative memory boards: it is the interface between the 
AM++  and the others SVT’s boards, while the RW function is needed to eliminate redundant 
track candidates before track fitting. The greatly increased number of track patterns, the 
protocol for the new AM chips [50], and the necessity of increasing processing speed require a 
new AMS-RW board. 
The plan is to use a Pulsar board to implement both the AMS and RW functions. The Pulsar 
board is described below: it is highly reconfigurable and complies with CDF and SVT 
standards. Tow custom mezzanine cards to be plugged into the Pulsar will satisfy the memory 
needs of the AMS- RW algorithms. The algorithms will be implemented in the 3 large FPGA 
on the Pulsar. I have developed part of the AMS firmware, implementing some debugging 
features. 
 
3.2 The Pulsar board 
 
   PULSAR [51] (“PULSer And Recorder”) is a general purpose 9U VME [52] interface board 
for High Energy Experiment (HEP) applications. Although it is designed primarily as an 
upgrade path  [53] for the CDF Level 2 trigger system [54], the design is general enough to be 
used in many other applications, within CDF or outside CDF. It can be used as a general 
purpose interface board, as a standalone DAQ system (for example in a test beam environment) 
or software based trigger system when combined with modern CPUs, or even as a general 
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purpose diagnostic test tool. Pulsar design is powerful, modular, universal and self-testable. The 
general design philosophy of Pulsar is to use one type of motherboard [55] with 3 powerful 
modern Altera [56] chips (one Control FPGA and tow DataIO FPGAs, APEX20K400-1XV 
FPGAs), provided of on board SRAMs to interface any user data with any industrial standard 
link through the use of custom mezzanine cards. The design is such that users can choose which 
standard link to interface with via simple custom transition module or mezzanine card. The 
board is designed to be fully self-testable, at board level as well as at system level. The 
mezzanine card connections are all bi-directional (i.e. one can plug either transmitter or receiver 
cards). There are four mezzanine card slots on each board, each has up to 83 user defined 
signals directly visible to motherboard DataIO FPGAs. Pulsar has user-defined interface to P3 
connector and this interface has up to 117 signals directly interfacing with the Control FPGA on 
board. This one allows users to re-define which standard (or custom) link to interface with the 
transition module on the back of the crate. It also has user-defined interface to P2 connector 
with up to 50 signals visible to all the three FPGAs. The user-defined interfaces to both P3 and 
P2 are all bi-directional. There are also four different types of LVDS (Low Voltage Differential 
Signal: LVDS is a type of standard copper cable used in the CDF detector trigger to transmit 
data) connections at the front of the board and they are the only connections which are specific 
to CDF application.  
For CDF Level 2 trigger application, CERN S-LINK [57] (stands for “Simple LINK”) is 
currently chosen to be the standard link to allow Pulsar to communicate with commodity 
processors via commercially available, high bandwidth, S-LINK [58] to PCI/PMC [59] 
interface cards. This is done using a simple transition module [60] to interface with S-LINK 
[61] mezzanine cards. The mezzanine card interface is compatible with S-LINK interface 
mezzanine card standard [62]. In this application, Pulsar is used as an universal interface board 
to convert and merge many different trigger data paths into S-LINK standard. In addition, both 
the Level 1 trigger [63] and track trigger information are made available to each Pulsar, 
allowing Pulsar to act as pre-processors to pass only Region-of-Interest trigger data 
downstream. This design feature is driven by physics requirements, providing flexibility in 
performance.  
Due to the use of modern FPGAs with many interfaces, a major fraction of the design effort 
was dedicated to extensive design verifications by using state-of-the-art Computer Aided 
Design tools. The used tools include Leonardo Spectrum [64] for VHDL synthesis, Quartus II 
[65] for place and routing of logic inside FPGAs and FPGA gate level simulation, Mentor 
Graphics Quick SimII [66] using Smart Models together with netlist files created by Quartus II 
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for board and multi-board level simulation, Interconnect Synthesis tool for trace and cross talk 
analysis to check signal integrity, and Multi-Board tool for signal integrity checks between the 
motherboard and mezzanine cards. This design methodology allowed us to build flawless 
prototype board. The self-test capability of the board design made it possible for us to fully test 
the prototype boards within 6 weeks after receiving the prototype boards. The prototype boards 
were also tested with on board clock speed up to 100 MHz and no problems were found. No 
layout or fabrication errors were found on the prototype boards, allowing them to serve as the 
production version.  
 
 
 
Figure 3.2.1 shows the top view of the Pulsar board, where the FPGAs, the connectors and the 
VME chip are highlighted. 
 
 
 
 
 
 
Figure 3.2.1 
The top view of the Pulsar Board, the FPGAs and the VME chip are highlighted. Moreover  the three 
connectors are shown. The P1 an P2 connectors allow to connect Pulsar to the VME Bus, while the P3 
connector is used by the AMS-RW to connect to the AM++ boards. 
 
Control 
FPGA  
FPGA 2 
FPGA 1 
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 The Pulsar is placed in one slot of the VME crate and connected  to the others boards as it is 
already described in Chapter 2. During the data taking the AMS-RW, is connected as it is 
shown in Chapter 1, where the real data flow is described. 
To program the chips placed in the Pulsar we use Altera Quartus II [67]. There are four JTAG 
connectors located on the board for programming purposes, three of them connected to the 
three FPGAs and relative EPC2s. The EPC2s are EPROM memory where the firmware is 
downloaded permanently. The function of each not volatile device is provides the logic 
downloading at power on. There are three EPC2 device for each FPGA. Altera Quartus II 
creates one .pof  file for each EPC2 and a .sof  file for the related FPGA. 
The forth dedicated to VME. A parallel cable can be connected from the test stand PC to any 
one of the JTAG connectors via an Altera Byte - Blaster MV [68], which allows the use of the 
parallel cable to handle the JTAG TAP.  
 
 
Figure 3.2.2 shows the JTAG chains and the VME chip.   
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Control FPGA 
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Figure 3.2.2 
The figure shows the four JTAG chains for programming purposes of the three FPGAs and the VME chip.  
 
 
The VME chip allows to access/read the board trough the VME Bus. The VME is used to 
configure and initialise the board and also during the data taking (run) for diagnostic checks. 
The VME chip can connect each FPGA to the bus. 
 
 
 
Figure 3.2.3 
The figure shows the VME chip that is connected with each FPGA. An arrow shows the connector that 
connects VME chip with the backplane bus. 
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3.3 The Associative Memory Sequencer-Road Warrior (AMS-RW) 
 
The AMS is the interface between the AM++  boards and the other boards of the SVT device. 
Its purposes are to control and manage the IN/OUT data flow through the AM++. It provides the 
operation codes (op-codes) to the AM chips placed in the boards. It checks the consistency of 
the input and output data, setting eventual errors that can occur during the data taking (Run 
Mode).  
The AMS-RW communicates with up to two AM++  boards using a dedicated bus (AM bus) on 
the P3 backplane connector. The data flow is handled using a section of the firmware, the 
GLUE, which completely hides the AM board details. The AMS-RW allows the AM++ board 
to communicate with the rest of SVT via dedicated connectors on the front panel following 
SVT communication protocol.  
Figure 3.3.1 shows the IN/OUT connectors and the SVT cables. In Chapter 2 I describe with 
major details how the Pulsar is connected with the other boards (Run Mode) and how it is 
possible to test it  using a dedicated test stand that we have in Pisa. Data flows in and out of the 
AMS- RW in data streams, one for input (Hits) and one for output (Roads). 
 
  
Figure 3.3.1  
The connectors in the front panel (left) and the SVT cables are shown. The high connector receives the hits 
from the Merger while the low connector sends the roads to the Hit Buffer (Run Mode) or to the Merger in 
our test stand.  
 
 
In the input stream each packet is called a “hit”.  Each word contains a hit coordinate (18 bits) 
and a layer number (3 bits).  Hits may be one word long or more depending on what kind of 
detector the hit is coming from (SVX [69], [70] or XFT [71]). Under normal circumstances 
(Run Mode) data flow from the Hits stream to the AM bus and from the AM bus to the Roads 
stream.  Incoming hits are sorted into a number of classes according to coordinate value ranges.  
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These classes are called superstrips. The mapping between each hit and the corresponding 
superstrip is obtained through a 128k x 16 bit lookup table, the Super Strip MAP (SSMAP), 
(Cypress [72] CY7C1350) contained in a mezzanine board connected with the Pulsar by a 
dedicated connector on the bottom side, see Figure 3.3.2. 
Superstrips are sent by the AMS to the AM++ board which compares them on the fly with the 
AM content and keeps track of matches.  
Whenever a stored pattern is matched in the requisite number of layers, this is signalled to the 
AMS (Data Valid, DV_ active), which in turn instructs the AM++  board to send out the address 
of the pattern and also the list of the matched superstrips inside the pattern (bitmap, 6 bits, one 
bit per layer).  
Each of these received pattern addresses is complemented with a bit field that identifies the 
sending AM++ board to form a “road” which is sent to the Road Warrior section. 
The AMS can request the Associative Memory board to output only roads in which all 5 silicon 
layers are hit (5/5 mode) or allow roads with a missing layer (4/5). For the latter mode, the 
tracking efficiency is larger but SVT processing time increases. A large part of this increase in 
timing is due to “ghost” roads.  When a track produces a hit on each of the five silicon layers, 
there are many output roads, one with five hit superstrips and roads containing different 
combinations of 4 hit superstrips. Without the Road Warrior function, these duplicate tracks are 
eliminated after the Track Fitter. Using the Road Warrior, the duplicate tracks are eliminated 
before the Track Fitter, significantly reducing fitting time. 
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Figure 3.3.2 
The figure shows the tow mezzanine boards connected in the bottom side of the Pulsar used for the SSMAP 
and AMMAP lookup tables.                       
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 The Road Warrior algorithm employs associative memory, widely used throughout SVT.  It 
stores the SS combinations (patterns) of found roads in a small associative memory built on the 
fly when roads are sent to the output.  Empty SS’s are identified and flagged. Each road is 
allowed to proceed to the output only if it differs from all roads previously sent in at least one 
non-empty SS.  Whenever the road number is received, it is used as an address to a lookup 
memory, the Associative Memory Map (AMMAP, a Cypress CY7C1350 chip as the SSMAP) 
contained in a mezzanine board connected with the Pulsar by a dedicated connector on the 
bottom, which stores for each layer the superstrip associated with the road.  The AMMAP is 
implemented as 1M x 36 bit RAM.  Each pattern consists of 6 superstrips (one for each layer), 
each one 12 bits wide, for a total of 72 bits, so each pattern needs 2 locations in the AMMAP.  
The RW logic includes a 72 bit wide associative memory (AMRW), 64 locations deep, which 
easily fits in one of  the two DataIO FPGAs.  After receiving a road and applying the bitmap, 
the output of the AMMAP is compared to all the stored roads in the AMRW. If there is a 
match, the newly received road is a duplicate and is discarded. If there is no match, the 
AMMAP output is copied into the next available location in the AMRW, and the road is sent to 
the output engine.  At the end of the event, the AMRW is cleared.  
 
 
Figure  3.3.1 
The figure shows the AMS-RW architecture: the hits are received from the FIFO REG, the roads are sent 
out to the OUPUT ENGINE. 
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The output engine also calculates the parity of the output stream and sends the End-of-Event 
Word.  The dataflow in the AMS-RW will be implemented as a multi-step pipeline, supervised 
by a finite state machine.  
 
Figure  3.3.1  shows  the block diagram of the AMS-RW. 
The VME firmware implements a “test mode” to configure and initialise the board before data 
taking. The lookup tables, SSMAP and AMMAP can be written through VME only if the board 
is set in test mode.   
All the SVT standard error handling  (Error Flags) and the SVT features are implemented in the 
AMS-RW. The standard SVT spy buffer memories, which spy on the input and output streams, 
are implemented in the SRAM chips on the Pulsar. I have developed the firmware for the Spy 
Buffers and the Error Flags for the new AMS-RW. 
3.4 The firmware and the  implementation of the AMS-RW in the 
Pulsar Board. 
 
The AMS-RW is implemented as shown in  
Figure  3.4.1. The yellow blocks are the three FPGAs, CONTROL, DATAIO2, and DATAIO1. 
They are ALTERA APEX20K400-1XV FPGA [73]. 
Front PanelConnector for
mezzanine in the bottom
sideDATAIO2 FPGA
CONTROL FPGA
DATAIO1 FPGA
 
Figure  3.4.1 
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The implementation of the AMS-RW in the Pulsar board. 
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 The AMS is divided in two FPGAs, CONTROL (AMS0 in the figure), and DATAIO2 (AMS1 
in the figure), while the RW is contained in the DATAIO1 (RW in the figure). The figure 
shows in the right side the mezzanine boards for AMMAP and SSMAP; the P3 connection with 
the CONTROL chip is shown and explains why a part of the AMS logic has to be implemented 
in this FPGA. Moreover it is possible to see that the mezzanine’s connector for the SSMAP is 
only connected with the DATAIO2, as a consequence a part of the AMS firmware has to be 
implemented also in this FPGA. The green blocks are the input and output Spy Buffers. 
 
3.5 DataIO2 FPGA  
 
 
 
Figure 3.6.1 shows the details of the DATAIO2 FPGA logic. The Hits are read from the SVT 
input FIFO and copied to the FIFO register (FIFO reg in the figure). Hits (rejecting the 4 LSB 
to form superstrips) are used to address the SSMAP lookup table.  
The Hits are also copied to the SRAM connected to the FPGA, used as Spy Buffer. An address 
generator is provided: it is a simple counter incremented each time a word is popped from the 
Fifo. The parity of the incoming hits is also calculated, to check data integrity on the cable. It 
belongs to the EE word together with the Error Flags that are explained in the next sections.  
The output of the SSMAP (12 bits), registered, is sent to the Control FPGA, to be sent to the 
AM++ through the P3. The End Event word is also sent to the Control FPGA, after the parity 
check has been computed on the incoming event Hits including the parity error bit if the 
computed parity differs from the one calculated by the previous board. A FSM regulates the 
data flow. Through the VME interface it is possible to R/W the SSMAP, the Spy buffer, to read 
and check the status of the FIFO.  
 
3.6 CONTROL FPGA 
 
   Figure 3.6.2 shows the details of the Control FPGA logic. The Superstrips received from the DataIO2 chip 
(together with the data valid signal SS_valid, see  
 
Figure 3.6.1 and Figure 3.6.2) are sent to the AM++  boards through the P3 (using the OPCODE 
= INPUT to validate the data). Roads from the 2 AM++  are received through the P3 from the 
GLUE firmware logic.  
 3.6-78
 This module converts the incoming data from the AM++  protocol to a standard data and data-
valid protocol, needed from the upper logic, and at the same time handles the priority between 
the 2 AM++.  
 
 
 
Figure 3.6.1 
DataIO2 internal logic. 
 
 
The GLUE uses an internal FIFO defined through the Altera macrofunctions [74]. The FIFO 
output, the Roads, are sent to the DataIO1 chip, that includes the RW function, and also to a 
multistage pipeline of registers, with the purpose of delaying the road word walk towards the 
output, waiting for the RW decision. A match signal is received from the DataIO1 FPGA 
containing the RW decision. Replicated roads are discarded, while the others are sent to the 
Output Module.  
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The Output Module calculates the output parity on all words sent to the output before the EE 
word, completes the End Event word and generates the data strobe signal (DS_). The End Event 
word is also sent to the DataIO1, to be written in the Out Spy Buffer. A FSM regulates the data 
flow. Through the VME interface it is possible to disable the RW function masking the match 
signal. 
 
Figure 3.6.2 
Control FPGA internal logic. 
 
 
 
3.7 DATAIO1 FPGA 
 
   Figure 3.7.1 shows the details of the DATAIO1 FPGA logic. The Road Address and bitmap 
words are received from the Control FPGA and stored in a couple of registers. The road address 
is sent to the AMMAP lookup table that retrieves the Superstrip list, one superstrip per layer. 
This list is stored in 2 AMMAP locations, so 2 reading cycles are necessaries for each road (the 
SRAM address is incremented by the Increment logic, incr box in the figure). 
The SS bits (72 bits) are stored in a temporary register and compared with the relative content 
of a 72 bits x 64 locations Associative Memory implemented in the DataIO1 FPGA. The 
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comparison is made only between the non-empty SuperStrips, identified by the information 
contained in the bitmap word. The match is defined requiring the equality of all the fired 
SuperStrips. In case of match, the match signal is sent to the Control FPGA, if not the 
temporary register is copied to the next available location of the Associative Memory.  
All the not-discarded Road Packets are copied in the SRAM memory connected to the DataIO1, 
used as Out Spy Buffer. When the End Event Word is received, it is also copied to the Out Spy 
Buffer, and the Associative Memory is reset.  
 
 
Figure 3.7.1 
DATAIO1 FPGA internal logic. 
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3.8 The Finite State Machine of the CONTROL FPGA 
 
   This finite state machine is the core of the CONTROL. It checks the data flow through the 
AMS-RW. Its code is written in VHDL language [75]. It is a Moore finite state machine 
composed by 4 states, its flow diagram is shown in Allegati\FSM_CONTROL.ppt. 
The first state is the RESET state. In this state the machine sends the op-code that initialises the AM chips 
(init instruction). It sets at low logic value the hit read enable (hit_ren in the figure) signal for the DATAIO2 
chip. This signal, when set at high logic level,  informs that the CONTROL chip is ready to receives the SSs 
of a new event. If this signal is inactive the DATAIO2 does not pop hits of a new event from the input FIFO, 
see  
 
Figure 3.6.1. The machine goes automatically in the INPUT state. In this state the FSM sets hit_ren: now the 
CONTROL chip is ready to receives the SSs. The FSM sees the SS_valid signal that validates the SSs. When 
SS_valid is active the machine sends to the AM++  the op-code corresponding to input data else sends the nop 
(no operation) instruction. Then if the SS_valid corresponds to a word that has the End Event bit active, the 
event is ended (no more hits are in the FIFO for this event), the machine goes to the WAIT1 state. In this 
state the FSM waits all the roads for the corresponding event. The AMs  sets the road-end signals, roadend0 
and roadend1, when roads are finished. If one of this signals is set it means that the related AM++  has 
finished to send its roads. Moreover it waits that the glue-empty signals be active and the SVT_Out_Hold 
signal be inactive. The glue-empty signal informs that the GLUE-FIFO (see  
 
Figure 3.6.1) that receives the roads is empty. The  SVT_Out_Hold signals that the Hit Buffer 
input FIFO (see Chapter 1) is not full and can receives roads (it is not in Hold). When all these 
conditions are satisfied the machine can jump to the INIT  state to close the event. In the INIT 
state the hit_ren signal is set inactive, the op-code for the AM chips is the init instruction and 
the End Event bit is set to send to output the EE word. This bit is used as last bit of the EE word 
for the current event. Then the machine goes back automatically in the INPUT state where it 
waits to process a new event.   
 
3.9 The End Event Word  and the Error Flags 
 
   The AMS checks for the consistency and the integrity of the data flow. This check is 
performed using the End Event Word where bits that contain the information already calculated 
for the related data are set. The incoming EE word contains a 1-bit parity code that needs to be 
checked on the fly for each event in order to promptly detect the occurrence of data corruption. 
The parity code is computed taking the bitwise XOR of all data words in the event (23 
bits/word) excluding the End Event word. 
   The AMS also must compute the parity code for the output stream and include it in the End 
Event word. The EE word also contains an 8-bit event tag. The AMS must include the event tag 
in each EE word in the output stream.   
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A number of error conditions are detected within the AMS. 
FIFO overflow: the “hold” mechanism in the communication protocol should prevent the input 
FIFO from becoming full. If the “FIFO full” signal is detected by the input control logic, it is a 
symptom that something is going wrong in the data transfer and that part of the information has 
probably been lost. 
Internal Error: when the AMS detects a problem with the data, or  encounters  an error 
condition. There is only one possible internal errors:  Invalid Hit: the hit received on the input 
stream does not correspond to a valid SuperStrip address. Layer #6 or 7 is an example of wrong 
input data.  
Parity error: the parity bit in the received EE word does not correspond to the calculated value 
on the input data. Input data is probably corrupted. 
Truncated Output: the output has been truncated because the number of words reached the 
limit. This is a warning message saying that the event is not complete. 
When an error condition is detected the following actions are taken: 
A corresponding error flag is set in the Error Flag Register. This register is readable and 
clearable through the VME interface. 
An error flag is set in the EE word of the output event. There is one such bit for each of the 3 
error classes described above. The error flag bits in the output End Event word are obtained by 
ORing the corresponding bits received with the input End Event word with the possible error 
conditions detected within the AMS while processing that event. 
The EE word contains reserved error flag bits (see the table below) also for error conditions not 
detected by the AMS, these bits must be propagated to the output EE word by the AMS. 
The EE word format is described in the paragraph 1.3.1 of Chapter 1.  
 
 
Error Flag Allocation 
1 bit 9 PE Parity Error 
2 bit 10 LS Lost Sync 
3 bit 11 FO FIFO Overflow 
4 bit 12 ID Invalid Data 
5 bit 13 IO Internal Overflow 
6 bit 14  TO Truncated Output 
7 bit 15 GL G-link Lost-lock 
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8 bit 16 E2 Parity Error in cable to Level 2 
 
 
The Parity bit (output parity) is computed taking the bitwise XOR of all data words in the event 
(23 bits/word) excluding the End Event word. 
I developed the AMS’s firmware for the Parity Error (bit 9), the output PArity (bit 8) and the 
Truncated Output (bit 14). 
 
3.9.1 The Parity Error  
 
    A VHDL sub-module of the  Allegati\data_io_2_top.vhd top module has been developed to compute the 
Parity Error (bit 9), odd parity is chosen. This part of the firmware is placed in the DATAIO2, see  
 
Figure 3.6.1, where the hits are received. In fact it has to compute the input parity, and to 
compare it with the bit 8 (Parity bit of the input stream) of the related EE word. The parity code 
is computed taking the bitwise XOR of all data words (hits) in the event (23 bits/word) 
excluding the End Event word. 
A mismatch means that hits or few bits are lost during the transfer from the Merger to the 
AMS-RW, in the SVT cable. In this case the Parity Error is set. If the Parity Error bit is already 
set in the incoming EE word, the AMS-RW copies it in the related output EE word without 
changing the value. The VHDL code are reported in  Allegati\Parity_Error.vhd and in 
Allegati\parity_input.ppt respectively. 
In the schematic the ren_d2 and  hit_reg[22:0]  signals are, respectively, the enable signal of  
the FIFO_REG, see Figure 1.5.1, and the outputs of the FIFO_REG. If ren_d2 is at high logic 
level a valid HIT is presented to the FIFO_REG’s outputs and the parity is computed, else the 
parity is hold. The EE bit (HIT_REG[22]) enables the parity (XOR_final signal). If the current 
event is not ended (HIT_REG[22] at low logic level) the parity is transmitted to the Flip-Flop 
and registered, else  the parity is reset to process a new event. When the event is ended the 
computed parity (parity_error_delayed) is placed in the bit 9 of the EE word (see  
Allegati\data_io_2_top.vhd line 314). 
 If the Parity Error bit (HIT_REG[9]) was already at high logic level the content of the 
HIT_REG[9] is only copied in to the bit 9 (PE) and sent without modifying its value. 
The tag  “  _d2  “ means that the signal ren is delayed 2 clocks. The schematic shows that the 
parity_error signal is delayed one clock (parity_error_delayed signal) before  to be presented to 
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the output. This is necessary because the signal has to be synchronous with the SS and the 
SS_valid signals. 
3.9.2  The Output Parity  
 
This task has been executed developing a VHDL sub-module of the Allegati\svt_io.vhd top 
module. Odd parity is chosen. It has to compute the parity for the outgoing words taking the 
bitwise XOR of all road packets, excluding the EE word, and set the related PA bit in the EE 
word. The VHDL code are reported in Allegati\Parity.vhd and in  Allegati\parity_output.ppt 
respectively. 
The parity module receives the road (DATAIN[22:0]) and  the push_road_packet signals 
(CE_parity in the schematic), see Allegati\output_module.vhd for major details about these 
signals. The CE_parity enables the computing of the parity. If its value is high a valid road is 
presented in input of the parity module and the parity is computed and transmitted to the the 
Flip-Flop where it is registered, else the parity is hold. An internal signal of the parity module, 
the reset_parity signal, is associated to the EE bit (DATAIN[22]). When it is at high logic level 
the parity is reset because the current event is ended. When the event is  ended the parity_signal 
is placed in the bit 8 of the EE word (see Allegati\output_module.vhd line 231). 
 
 
3.9.3  The Truncated Output 
 
    This function has the purpose to set the TO bit in the EE word if the number of the output 
roads have reached a fixed limit.  8 bits of a dedicated register are set by VME interface to fix 
the “roads  limit”. This register is called ControlRegister1, see 
Allegati\svt_io_VMEInterface.vhd  for details about it.  
A specific VHDL code has been developed for this task and it is reported in  
Allegati\output_module.vhd. 
It consists in a counter that decrements its value each time a valid road packet is sent to the 
following board (Hit Buffer). If the counter reach the 0 value, the limit is reached, no more 
roads are sent to the output, the TO bit is set, the EE word is placed on the output and a “init” 
signal is sent to the AM’s and to the GLUE_FIFO, see Figure 3.6.2, to delete the remaining 
roads.  
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A schematic view is reported in Allegati\truncated_output.ppt. The ControlRegister1’s [15:8] 
outputs are sent to the counter. They are loaded if the load signal is at high logic level. This 
signal is associated to the EE bit (DATAIN[22]). When the current event is ended the roads 
limit is set to the initial value “roads limit”. Also the reset signal is high the counter is loaded 
with the “roads limit” value. The enable signal enables the counting. The counter decrements 
its content if the “roads limit” value is not reached (limit_not_reached signal at high logic 
level), the current data is the end of a packet (DATAIN[21], that corresponds to the EP bit, at 
high logic level) and a valid packet is sent to the following board (push_road_packet at high 
logic level). When the event is ended the TO bit is placed to the bit 14 of the EE word (see in  
Allegati\output_module.vhd line 231). 
 If the TO  bit (DATAIN[14]) was already high, its content is copied in to the right position (bit 
14 of the EE word) without changing its value. 
 
3.10  The Spy Buffers 
 
    SVT is equipped with a very powerful built in diagnostic tool: the Spy Buffers. Data flowing 
through each input and output stream of every board are continuously copied into the Spy 
Buffers. There is one such buffer for each input and output stream of each SVT board. The 
purpose of these buffers is to spy all the data going by without causing any interference to the 
functioning of the SVT. 
Spy Buffers act as built in logic state analyzers hooked continuously to internal SVT data 
streams and will help system monitoring and diagnosis. The contents of all buffers can be 
frozen at any time (e.g. on error detection) to take a snapshot of all data flowing through each 
SVT board. The concept is the same as when triggering a logic state analyzer.  
Spy Buffers are implemented as RAM banks and each time a data word is popped from the 
input FIFO or pushed to the output stream of each board it is copied into the RAM and a pointer 
is incremented. The RAM is 23 bit wide and holds 21 bit data plus EP and EE. The pointer is 
the address where the next data will be copied. When the pointer overflows, it simply wraps 
around: incoming data will overwrite the buffer contents over and over in a circular fashion. At 
POWER ON the pointer is reset to zero. The Overflow Flag is set when the pointer wraps 
around the first time. This flag is used to validate all data in the buffer between the pointer 
position and the end of the buffer (flag set means all memory locations have been written at 
least once).  
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The buffers can be in one of two modes at any given time: SPY or FREEZE. When in SPY 
mode data are continuously copied into the RAM, when in FREEZE mode copying is 
suspended and the contents of all the buffers can be read through the VME interface without 
causing any interference to the data flow. The current value of the pointer and the overflow flag 
can also be read. Both the pointer and the overflow flag can be cleared through a VME write.  
The buffer status is controlled by the single line (FREEZE) in the backplane as shown in 
Allegati\Spy_Buffer_Trigger_System.ppt, all buffers being controlled by the same line. The 
FREEZE line is driven by the Spy Buffer Control Board. The ERROR line in the backplane 
(BERRORLINE_) is an active low signal set by the OR of a number of error conditions 
(ERROR LINE in Allegati\ERROR_line_generation.ppt). Each error condition can be enabled 
or disabled through VME. The BERRORLINE_ is an open collector line that acts as a wired 
OR of all enabled error conditions of all the modules in the crate: it is received  by the Spy 
Buffer Control Board and can be used to trigger the FREEZE line. 
 
3.10.1 Spy Buffer Implementation 
 
        The SPY Buffer control logic performs these main functions: 
 
• Generates the addresses ( see block ADD GEN in 
Allegati\Spy_Buf_Ctrl_Logic_ADD_GEN.ppt) for the Spy Buffer memories. The two 
input stream Spy Buffers (Hit and Road Spy Buffers) share both the address and the 
data bus since they are used (written or read) at different times. The address is provided 
by VME (IVADD[16:0] in …..) or by internal counters, see 
Allegati\spybuf_addr_gen.vhd, one for each stream, depending on which status is the 
board, FREEZE or SPY mode. 
• Generates the control signals to the memories (see block RAM CNTR in 
Allegati\Spy_Buf_Ctr_Logic_RAM_CNTR_P_R.ppt). Chip selects are provided to 
reduce power dissipation on the board. Signals to write on the memories 
([stream]SPYWE_ in Allegati\Spy_Buf_Ctr_Logic_RAM_CNTR_P_R.ppt) are 
generated so that each word received in the input streams is written in the Spy Buffer 
after being latched in the FIFO REGISTER (FLE is the latch enable  for the FIFO 
REGISTER) and each word to be sent on the output stream is stored in the Spy Buffer 
after being latched in the OUTPUT REGISTER (PUSH is the latch enable to the 
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OUTPUT REGISTER). The output control of the memories (Output Enable generation) 
is totally dependent by the VME logic and is described in  [76]. 
• Generates bidirectional data buses to the Spy Buffer memories (see HRSPY[22:0] and 
OSPY[22:0] for the Hit and Road  Spy Buffers) so that words flowing in the streams can 
be written in the buffers and can be read by VME (IVDATA bus). 
• Spy Buffer pointer information, the counter Overflow bit and the FREEZE bit are 
provided in output under the VME control to implement the  POINTER REGISTER, see 
Allegati\Spy_Buf_Ctr_Logic_RAM_CNTR_P_R.ppt. 
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The Input Spy Buffer has to copy the hits that arrive from the SVT cable, for this raison the VHDL code, 
that controls the memory where the hits are copied, is allocated in the DATAIO2FPGA, see  
 
Figure 3.6.1. 
The memory where the hits are copied is implemented in a Cypress [77] CY7C1350 128K Sync 
SRAM. The VHDL code that controls the Input Spy buffer is written in the 
Allegati\data_io_2_top.vhd. This code is one of the two sub-module, the other is the 
Allegati\dataIO2_VMEInterface.vhd, that compose the top level module, called 
Allegati\DataIO_MUON_RX.vhd, that is implemented in the DATAIO2 FPGA. It consists in 
an address generator that provides the addresses for the RAM, and the signals to controls the 
memory. This code is reported in Allegati\spybuf_addr_gen.vhd. 
The Output Spy Buffer has to copy the roads packets that are sent-out. Since all the outgoing 
words are available to the Control chip, while the DATAIO1 chip would miss the EE word, 
finally the spy buffer has been realized in the CONTROL FPGA, while initially it was 
programmed to be inside the DATAIO1 (see Figure 3.6.2). This change was necessary because 
the DATAIO1 FPGA is a critic chip at this point, in fact its  capacity to implement  other logic 
is  reduced. Moreover it would be been necessary too much lines from the CONTROL. 
Fortunately the road’s list is smaller than the hit’s list so, in this case, the memory, with a 
capacity of 1K words, is implemented directly inside the CONTROL chip, using the internal 
FPGA memory blocks. Also this VHDL code consists in an address generator, the code is 
reported in Allegati\spybuf_addr_gen.vhd, that provides the addresses for the SRAM and the 
control signals for the memory. The VHDL code of the Output Spy Buffer is reported in 
Allegati\ospy.vhd. The RAM is realized automatically by Altera Megafunction  [78] and the 
output file is reported in Allegati\ospy_ram.vhd. 
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 Conclusions 
 
The CDF experiment and the accelerator performances, mainly the luminosity, have to be 
improved continuously to enlarge the possibilities to investigate the present physical models or 
open new physic’s frontiers.  
The accelerator upgrade has allowed to enlarge the probability to observe rare events, but has 
also increased the frequency and dimension of events, making more difficult their processing. 
For this reason the  experiment trigger has to be made more powerful. In particular the tracker 
processor SVT that is the most important part of the CDF trigger, has to become faster than the 
actual device to utilize the new potentiality that the upgraded detector and accelerator offer. 
SVT is one of the most innovative and successful devices in the HEP experiments, providing 
for the first time the possibility to reconstruct, in real time, the particle trajectories in complex 
p-pbar events. 
This thesis is dedicated to the development of the upgraded Associative Memory system, called 
AM++, and the Sequencer board, called AMS-RW. These two boards are the core of the SVT. 
The AMS-RW represents the controller of the AM system, while the Associative Memory 
(AM) is the bank that contains all the possible trajectories that can be reconstructed in real time. 
My work was concentrated on validation of the system before installation. Part of the effort was 
dedicated to the design of diagnostic tools embedded in the logic architecture, while a second 
part was devoted to the test stand construction and test developments, including software 
development.  
The test stand definition and the test tools to simulate and validate all the boards have been 
implemented with the goal acquisition to use them not only during development and 
production, but also during the data taking. In fact it is very important, during the run of the 
experiment, that a defecting board can be found immediately and replaced in the shorter 
possible time. The validating system has been used during development and production time. It 
has been very successful finding design and assembling problems. 
Now we are working to the installation of a first part of the new system, directly on the SVT 
device at Fermilab. A new Associative Memory of 512 kpattern/wedge will be working in CDF 
during July. In the next “shut down” of the accelerator scheduled for autumn 2005 (the p-pbar 
beam is turned off for at least a couple of weeks), the whole SVT upgrade (the new hardware 
and the related software) has to be installed in CDF. 
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APPENDIX  A 
 
           In this appendix I report the details of the programs that are used for the Random Test of 
the boards, (see Chapter 2).  
I use a command script from a Linux workstation that executes each program with a  specific 
sequence, how it is shown in the  paragraph 2.2 of the Chapter 2. Each program has a set of 
options that are used to execute different tests on the boards. The command script is reported in 
Figure 3.10.1. 
 
        # one hundred patterns are generated and written in 100.patt. 
        …/C/pattgen -n 100  tmp/100.patt    
         # The patterns are written in to the AMChip and the threshold is set at 6. 
       …/C/writepatterns -slot $AMSLOT -thr 6 tmp/100.patt 
         # Send empty events (EE  words only)  for a fast check of the connections. 
        …/TOOL/MRGrun.py TOOL/EE.dat                  
         # Some random events are generated and hits are written into hit100. 
        …/C/gen_hits -r 10 -r5 5 -r4 1 -e 100 -n 0 -s 6 tmp/100.patt > tmp/hit100 
      # The simulation is executed and expected roads are written in rif100. 
       …/C/AMsim -sort -thr 5 tmp/100.patt tmp/hit100  > tmp/rif100      
        # Hits are sent to the Merger, hits are read back and written into out100. 
    …/TOOL/MRGrun.py tmp/hit100 > tmp/out100                                       
       # The comparison between  the expected and real roads is executed. 
     …/C/road_diff -i 0 tmp/rif100 tmp/out100 > tmp/diff100 
 
Figure 3.10.1 
The figure shows an example of script command that is used to check and simulate the data flow of the 
system. This script generates one hundred patterns, simulates, runs and checks one hundred events. 
 
 
 
The pattgen.c program 
 
   This program has the function of generating a text file containing the patterns to be 
downloaded into the AM chips, named the “pattern file”. This program requires one argument 
and a set of options. The first important option is the number of the patterns to write on each 
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chips. For each chip it can generate random patterns or can take them from a file of real 
patterns. Each pattern is composed of an address and 6 superstrips (SS). The argument, that 
comes after all desired options, is the name of the file where to write the patterns. The LAMB’s 
configuration (how many chips  and where they are soldered) is provided by an included file, 
the CHANGEME.h file that is reported in the ultimate paragraph.  
Below is an example of a command line, that generates one hundred patterns.   
 
                         …./pattgen         -n 100        tmp/100.patt  
 
The program generates one hundred patterns (the argument of option “-n”), and writes them 
into the patter file tmp/100.patt. 
The available options (if not written, they are used as default values) are: 
pattgen: 
Usage: 
 …/C/pattgen [-help] [-n patt] [-amb amb #] [-m mode] [-s seed] [-t infile] [-rs ] pattern_file 
Options: 
-help                    help flag 
-n patt                 # of patterns per AMchip (def = 10) 
-amb           AM++ board number (def = 0) 
-m mode                 mode (0 = random(def), 1 = increasing, 2 = decreasing) 
-s seed                  set random seed 
-t infile                takes patterns from an input pattern file 
-rs                               use a random "random seed" 
-pattern_file            output pattern file name 
 
 
The  writepatterns.c  program 
 
   The program writes the patterns into the AM chips and programs their control registers, 
setting all the important parameters, in particular the threshold on number of fired layers for a 
pattern match. This program requires the AM++  crate CPU name and slot number, the 
threshold and the pattern file (100.patt in the example above) as arguments. It writes the 
patterns on each chips using JTAG [79] from VME. For this purpose in the LAMB++  there is a 
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specific chip, called BOUSCA (see Paragraph 2.4.5), that converts each VME operation in a set 
of JTAG operations and permits to write the patterns. The program acts on the boards placed in 
the slot number slot, inside the crate controlled by the VME CPU CPUname, in our case the 
CPUname of the CPU is VMESVT1 or VMESVT2 (see paragraph Changeme.h), sets the 
threshold at the value thr and writes the patterns taken by the file pattern_file.  
Below is an example of command line, that writes the 100.patt  file  into the slot $AMSLOT 
and  sets the thr  threshold at 6. 
 
                    …/C/writepatterns -slot $AMSLOT -thr 6 tmp/100.patt 
 
The available options (if not written, they are used as default values) are: 
/writepatterns: 
Usage: 
…/ C/writepatterns [-help] [-thr    thr]    pattern_file [-cpu cpuname] [-slot      slot] 
Options: 
-help                    help flag 
-thr                            threshold 
-pattern_file      input pattern file name 
-cpu                            cpu network name (def = "vmesvt2") 
-slot                            slot (def = 10) 
 
 
The  genhits.c  program  
 
    This program generates random events and writes them into a file named “hit file”. The 
random hits have a low probability to cause pattern matches, so this sample is enriched of good 
hits, chosen accordingly with the pattern file. In this way a larger number of patterns in the AM 
chips can be matched. The program has the possibility to generate hits that can be used to match 
a different number of patterns for the different thresholds set at 4 or 5 or 6. A valid hit is 
composed by 23 bits, the 2 MSB are the EE and EP bits respectively. Each hit is formed by 18 
bits. 3 bits indicate the layer (0,1,..,5), 12 bits are the SS, the 6 LSB bits are not used by the 
AM++  and are discarded by the AMSRW. The Figure 0.1 shows the HIT format. 
EE EP Layer: 3 bits SS: 12 bits 6 bits not used 
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Figure 0.1 
The table reports the HIT format 
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The available options (if not written, they are used as default values) are: 
gen_hits : 
Usage:  
…/C/gen_hits  [-help] [-e  events] [-r   roads]  [-r5  roads5]  [-r4  roads4]   [-n   noise]  
 [-s   seed] [-mem ] [-rs ]    pattern_file 
Options: 
-help                   help flag 
-e     events            # of events (def=3) 
-r     roads            # of roads/event with 6 matched layers (6/6) (def=5) 
-r5    roads5           # of roads/event with 5 matched layers  (5/6) (def=0) 
-r4    roads4            # of roads/event fired with 4 matched layers  (4/6) (def=0) 
-n     noise              # of noise hits/event (def=10) 
-s     seed                set random seed 
-mem                      set MEMv4 
-rs        use a random "random seed" 
-pattern_file      input pattern file name 
 
 
The AMsim.c program 
 
   This program executes the simulation of the patterns recognition. The “hit file”, hit100 in , is 
used to match the patterns that are written in the “pattern file” ( 100patt ). The expected roads, 
that are the result of the pattern recognition, are written in the rif100 file. This one is the file 
that is used to perform the comparison with the file that contains the real roads, out100 in 
Figure 3.10.1. 
The program needs of two arguments that are the “pattern” and “hit” files. Moreover The 
options, used as default values if not declared, are reported below. 
AMsim: 
Usage: 
 …/C/AMsim [-help] [-sort] [-thr    thr] [-disbitm ] [-l    road limit] pattern_file    hit_file 
Options: 
-help                   help flag 
-sort                   sort output (6/6 before 5/6 ...) 
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-thr                     threshold 
-disbitm             1=disable bitmap, 0=enable bitmap 
-l               limit # of roads in output (def=0) 
-pattern_file       input pattern file name 
-hit_file              hit pattern file name 
 
A valid roads is composed of 23 bits, the 2 MSB are the EE and EP bits respectively. Each road 
is coded into 21 bits. The MSB bit indicates the AM++ from which the road originates, 2 bits 
indicate which LAMB inside the AM++, 2 bits code the chain’s number inside the LAMB, 3 
bits are necessary to identify the chip’s number inside the chain, and finally 13 LSB indicates 
the pattern’s address inside the AM chip. Table 0.1 shows the ROAD format. 
 
 
EE EP AM # 
1 bit 
LAMB# 
2 bits 
Chain # 
2 bits 
Chip # 
3 bits 
Pattern # within AM chip 
13 bits 
Table 0.1  
The tables reports the ROAD format. 
 
 
 
The MGRrun.py program 
 
   This program takes the “hit file” and sends it to the Merger by VME, in this way the real 
patterns recognition is executed and the real roads are read back by VME and written in the 
“real roads” file, out100 in Figure 3.10.1. The program needs of two arguments that are the 
input file (“hit file”) and the output file (“real roads”).  
The line command is reported below. 
Usage: 
… /TOOL/MRGrun.py tmp/hit100 > tmp/out100 
 
 The road_diff.c program 
 
   This program performs the comparison between the expected roads and the real ones found 
by AM++. Its purpose is to check if the system has executed the patterns recognition without 
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errors. It needs three arguments that are the expected and the real road files (rif100 and out100 
respectively), and the output file (diff100), where the result of the comparison is reported. 
 
The available options (if not written, they are used as default values) are: 
road_diff: 
Usage:  
C/road_diff [-help] [-nobitm] [-skip64][-I ignore_bits] [-rw kill_file] reference_file   
measured_file 
Options: 
-help                    help flag 
-nobitm                  use single word road packet (i.e. no bitmap) 
-skip64                  skip events with more than 64 roads 
-i ignore_bits           ignore address and layermap bits (def=0x00000) 
-rw kill_file            kill file name with info from Rwsim (Road Warrior Simulation, not used  
                                    in my thesis work) 
-reference_file    reference file name 
-measured_file     measured file name 
 
 
The CHANGEME.h program 
 
   This file is necessary to configure the AM++  and the LAMB++. It is an include file compiled 
together with each program. In this file is reported the AM’s slot (def amslot = 10),  the VME 
CPU’s name that is used, (VME_CPU_name  = VMESVT2). Moreover it is specified the 
maximum number of LAMBs for AM++ (MAXLAMB_PER_BOARD = 4), the maximum 
number of columns for LAMB (MAXCOLUMNS = 4), the number of layers ( NLAYERS = 6), 
the maximum number of  the VME column for LAMB (MAXVMECOL_PER_LAMB = 8),  
the length of the VME column (MAXCHIP_PER_VEMCOL = 4), the number of the AM chip 
for LAMB, that is the product between MAXVMECOL_PER_LAMB and 
MAXCHIP_PER_VEMCOL and the maximum number of AM chip for AM++  that is the 
product between MAXCHIP_PER_LAMB and MAXLAMB_PER_BOARD. 
A specific variable lambcfg provides information about which columns of chips are used. An 
example is provided in  
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Figure 0.1: {0x0, 0, 0xF0F00F0F, 0}. Each Hex number is dedicated to one Lamb. The first on 
the left is for Lamb 0 and the last is for Lamb3. These numbers indicate that the LAMB 0, 1, 3 
have no chips (are not used), while the LAMB 2 is placed on the AM++ and has chips. Each of 
the 8 Hex digits is related to one of the 8 JTAG columns. The digit 0xF means that 4 chips are  
in the column (full), while 0x0 means that the column is empty (no chips).  The 7, 5, 2, 0 
columns are active (0xF), the others are not used (0x0). This means that only the Lamb Top 
face is provided of chips. The word 0xFFFFFFFF would correspond to the Lamb full of chips 
on both faces. The text of the file is reported below. 
 
#ifndef _CHANGEME_H_ 
#define _CHANGEME_H_ 
/***** global definitions ****/ 
#define MAXCOLUMNS 32 
#define NLAYERS     6 
#define MAXLAMB_PER_BOARD 4 
#define MAXVMECOL_PER_LAMB 8 
#define MAXCHIP_PER_VEMCOL 4 
#defineMAXCHIP_PER_LAMB (MAXVMECOL_PER_LAMB*MAXCHIP_PER_VEMCOL) 
#define MAXAMCHIPS  (MAXCHIP_PER_LAMB*MAXLAMB_PER_BOARD) 
/****** baord definition *****/ 
#define am1slot 10 
  #define VMENAME_LENGTH 100 
char vmeCPUname [VMENAME_LENGTH] = "vmesvt2";  /* global variable for vme cpu network name 
*/ 
 unsigned long lambcfg[MAXLAMB_PER_BOARD] = {  0x0, 0, 0xF0F00F0F, 0}; 
#endif /* _CHANGEME_H_ */ 
 
Figure 0.1 
The text of the CHANGEME.h file. 
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APPENDIX B 
 
      In this Appendix I describe the  Boundary Scan Description Language and  I report the 
BS, the pad and the template files of the SCAM, the Input Control and Top Glue chips. 
 
The BSDL (Boundary Scan Description Language)  files is provided by Xilinx [80] that is 
the foundry of the device. A Boundary Scan Description Language (BSDL) is a subset of 
VHDL that is used to describe how JTAG [81] (IEEE 1149.1) is implemented in a particular 
device. For a device to be JTAG compliant, it must have an associated BSDL file. These files 
are available for download from manufacturers' websites ( to see them visit www.xilinx.com). 
JTAG systems use the information contained in a BSDL file to work out how to access a device 
in the  JTAG chain. BSDL file contains the following elements: 
 
Entity Description: Statements naming the device or a section of its functionality. 
Generic Parameter: A value such as a package type. The value may come from outside the 
current entity. 
Port Description: Describes the nature of the pins on the device (input, output, 
bidirectional). 
Use Statements: References external definitions (such as IEEE 1149.1). 
Pin Mapping(s): Maps logical signals in the device to physical pins. 
Scan Port Identification: Defines the pins used on the device to access the JTAG 
capabilities (TDI, TDO, etc - the Test Access Port). 
Instruction Register Description: The signals used for accessing JTAG device modes. 
Register Access Description: Which register is placed between TDI and TDO for each 
JTAG instruction. 
Boundary Register Description: List of the boundary scan cells and their functionality. 
     
    The text of the BSDL files of the Input Control and Top Glue chips used are  reported in 
Allegati\xcr3512xl_ft256.bsdand in Allegati\xcr3512xl.bsd. To use these files it is possible to extract the BS 
list of each chip. It is necessary to use only a part of each one. The first file  provides the correct association 
between the name pads and the I/O cells. This one is shown in Allegati\IO_cells_to_name_pads.vhd.  The 
second file  provides the association between the BS cells and the related I/O cells and it is reported in 
Allegati\IO_cells_to_BS_cells.vhd.  Each I/O cell is composed by three signals:  the three state, that enables 
or disables the output buffer, the input and the output signals. Below the list of the signals  of the   IO_8 
cell is reported in  
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Figure 0.1. It is belonged to the Allegati\IO_cells_to_BS_cells.vhd. 
 
 
                                            1242      IO_8            INPUT 
1241          IO_8                OUTPUT3      1240 
                                                     1240       *            CONTROL 
 
 
Figure 0.1 
The figure shows the IO_8 cell. 
 
 
The figure highlights the 1242,1241 and 1240 BS cells, that correspond to the IO_8 cell. 
Moreover it is explained that the 1240 BS cell is the control signals of the IO_8 cell’s group, 
because the number of the BS cell is written on the same line of the OUTPUT cell. 
 
 
                                                     IO_5:B15,  IO_6:B14,  IO_7:C13,  IO_8:E12, 
                                                     IO_10:A16,  IO_11:C15,  IO_12:B16,  IO_13:D14,     
                                        IO_15:D15,  IO_16:A14,  IO_17:E11,  IO_19:A13,     
                                        IO_20:D12,  IO_22:B13,  IO_23:C12,  IO_24:E13, 
 
Figure 0.2 
The figure shows a part of the IO_Cells_to_name_pad.vhd file. 
 
 
Figure 0.2 shows some lines of the Allegati\IO_cells_to_name_pads.vhd file. It is possible to 
see the IO_8 cell that is associated to the E12 pad. In this way we can form the BSDL file, 
because we associate the name pad (E12) with the related I/O cell (IO_8), that is composed by 
three BS cells (1242,1241,1240).  
 
 
                                                    BS cell                                                        Pad 
                                                     1242        INPUT                     E12 
                                                     1241                         OUTPUT3       
                                                     1240        CONTROL 
 
Figure 0.3 
The figure shows a part of the BSDL file for the two Xilinx chips. 
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Figure 0.3 shows the BSDL file’s lines formed using the Allegati\IO_cells_to_name_pads.vhd 
and  IO_cells_to_BS_cells.vhd files. 
 
The BS list of the SCAM is not extract from a BSDL file and it is reported below in Figure 0.6. 
In this table there is not only the BS list but also the related pin names associated with the BS 
cells. 
For this chip is only necessary to report in a file with tpl extension the table shown in  Figure 
0.6. 
The template file of the SCAM is in  Allegati\scam2005.tpl. 
 
The pad files is necessary for the Xilinx’s chips. The pad files, generated by Xilinx ISE CAD,  
of  the Input Control and the Top Glue chips are in Allegati\input_ctr.pad and in 
Allegati\am_glue.padrespectively. We use these files and the BSDL file to create the template 
file of each chip. In Figure 0.4  are shows some lines of the pad file of the Input Control chip. 
 
E10 puls_a04 INPUT 
E11 test<0>  OUTPUT 
E12 rd_input INPUT 
E13 vmedata<5> BIDIR 
E14 data1_in<9> INPUT 
 
Figure 0.4                                                    
The figure shows some lines of the pad file. 
 
 
In figure we can see that the E12 pad is associated with the rd_input signal, this is the function 
name of the pad, and it is a output signal. Now, we are able to form some lines of the Input 
Control’s template file.  
 
                                                      BS cell                                      Pad name            Function name 
                                                       1240         Three-state 
                                                                  1241         OUT 
                                                                  1242          IN                           E12                      rd_input 
 
Figure 0.5 
The figure shows some lines of the template file of the Input Control chip. 
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The figure highlights that the E12 pad is associated with three BS cells (1240,1241,1242) and it 
is used to provide the function of the rd_input signal. 
 
The template files of all the Xilinx  chips are reported in Allegati\input_ctr_2005.tpl and 
inAllegati\top_glue2005.tpl. 
 
 3.10-103
 
Figure 0.6 
Description of Boundary Scan cells for the AMchip. 
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